參數(shù)資料
型號: CY7C1394BV18-250BZC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
中文描述: 512K X 36 DDR SRAM, 0.45 ns, PBGA165
封裝: 13 X 15 MM, 1.40 MM HEIGHT, MO-216, FBGA-165
文件頁數(shù): 2/27頁
文件大?。?/td> 446K
代理商: CY7C1394BV18-250BZC
CY7C1392BV18
CY7C1992BV18
CY7C1393BV18
CY7C1394BV18
Document Number: 38-05623 Rev. *C
Page 2 of 27
Logic Block Diagram (CY7C1392BV18)
1M x 8
Memory
Array
CLK
Gen.
A
(19:0)
K
K
Control
Logic
Address
Register
D
[7:0]
R
Read Data Reg.
LD
NWS
0
NWS
1
Q
[7:0]
Control
Logic
Reg.
Reg.
Reg.
8
8
16
Write
Data Reg
8
V
REF
W
Write
Data Reg
1M x 8
Memory
Array
8
8
20
8
C
C
R/W
LD
R/W
CQ
CQ
DOFF
Logic Block Diagram (CY7C1992BV18)
1M x 9
Memory
Array
CLK
Gen.
A
(19:0)
K
K
Control
Logic
Address
Register
D
[8:0]
R
Read Data Reg.
LD
BWS
0
Q
[8:0]
Control
Logic
Reg.
Reg.
Reg.
9
9
18
Write
Data Reg
9
V
REF
W
Write
Data Reg
1M x 9
Memory
Array
9
9
20
9
C
C
R/W
LD
R/W
CQ
CQ
DOFF
[+] Feedback
相關PDF資料
PDF描述
CY7C1394BV18-250BZI 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1394BV18-250BZXC 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1394BV18-250BZXI 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1394BV18-278BZC 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1394BV18-278BZI 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
相關代理商/技術參數(shù)
參數(shù)描述
CY7C1399-12VC 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3.3V 256K-Bit 32K x 8 12ns 28-Pin SOJ 制造商:Rochester Electronics LLC 功能描述:R ASSET CODE/B REV - Bulk
CY7C139912ZC 制造商:CYP 功能描述:*
CY7C1399-12ZC 制造商:Cypress Semiconductor 功能描述:
CY7C1399-15VC 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3.3V 256K-Bit 32K x 8 15ns 28-Pin SOJ 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C139915VI 制造商:CYPRESS 功能描述:*