- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378505 > CY7C1394AV18-200BZC (CYPRESS SEMICONDUCTOR CORP) 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C1394AV18-200BZC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture |
| 中文描述： | 512K X 36 DDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 13 X 15 MM, 1.40 MM HEIGHT, FBGA-165 |
| 文件頁數(shù)： | 1/21頁 |
| 文件大?。?/td> | 332K |
| 代理商： | CY7C1394AV18-200BZC |
PRELIMINARY
18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392AV18
CY7C1393AV18
CY7C1394AV18
Cypress Semiconductor Corporation
Document #: 38-05503 Rev. *A
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised June 1, 2004
Features
18-Mbit density (2M x 8, 1M x 18, 512K x 36)
250-MHz clock for high bandwidth
2-Word burst for reducing address bus frequency
Double Data Rate (DDR) interfaces (data transferred at
500 MHz) @ 250 MHz
Two input clocks (K and K) for precise DDR timing
— SRAM uses rising edges only
Two output clocks (C and C) account for clock skew
and flight time mismatching
Echo clocks (CQ and CQ) simplify data capture in
high-speed systems
Synchronous internally self-timed writes
1.8V core power supply with HSTL inputs and outputs
Variable drive HSTL output buffers
Expanded HSTL output voltage (1.4V–V
DD
)
13 x 15 x 1.4mm 1.0-mm pitch fBGA package, 165 ball
(11 x 15 matrix)
JTAG 1149.1 compatible test access port
Delay Lock Loop (DLL) for accurate data placement
Configuration
CY7C1392AV18–2M x 8
CY7C1393AV18–1M x18
CY7C1394AV18–512K x 36
Logic Block Diagram (CY7C1392AV18)
Functional Description
The CY7C1392AV18/CY7C1393AV18/CY7C1394AV18 are
1.8V Synchronous Pipelined SRAMs equipped with DDR-II
SIO (Double Data Rate Separate I/O) architecture. The DDR-II
SIO consists of two separate ports to access the memory
array. The Read port has dedicated Data outputs and the Write
port has dedicated Data inputs to completely eliminate the
need to “turn around’ the data bus required with common I/O
devices. Access to each port is accomplished using a common
address bus. Addresses for Read and Write are latched on
alternate rising edges of the input (K) clock. Write data is regis-
tered on the rising edges of both K and K. Read data is driven
on the rising edges of C and C if provided, or on the rising edge
of K and K if C/C are not provided. Each address location is
associated with two 8-bit words in the case of
CY7C1392AV18, two 18-bit words in the case of
CY7C1393AV18, and two 36-bit words in the case of
CY7C1394AV18, that burst sequentially into or out of the
device.
Asynchronous inputs include impedance match (ZQ).
Synchronous data outputs are tightly matched to the two
output echo clocks CQ/CQ, eliminating the need for separately
capturing data from each individual DDR-II SIO SRAM in the
system design. Output data clocks (C/C) enable maximum
system clocking and data synchronization flexibility.
All synchronous inputs pass through input registers controlled
by the K/K input clocks. All data outputs pass through output
registers controlled by the C/C input clocks (or K/K in single
clock mode). Writes are conducted with on-chip synchronous
self-timed write circuitry.
1M x 8
Memory
Array
CLK
Gen.
A
(19:0)
K
K
Control
Logic
Address
Register
D
[7:0]
R
Read Data Reg.
LD
BWS
0
BWS
1
Q
[7:0]
Control
Logic
Reg.
Reg.
Reg.
8
8
16
Write
Data Reg
8
V
REF
W
Write
Data Reg
1M x 8
Memory
Array
8
8
20
8
C
C
R/W
LD
R/W
CQ
CQ
DOFF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1394AV18-250BZC | PCI-Express Gen-2, 2-lane (4- channel), differential 2:1 mux/demux. Single enable, 1.8V |
| CY7C1393AV18-167BZC | 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture |
| CY7C1394AV18 | 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture |
| CY7C1394AV18-167BZC | 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture |
| CY7C140 | 1K x 8 Dual-Port Static RAM(1K x 8 雙端口靜態(tài) RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1399-12VC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3.3V 256K-Bit 32K x 8 12ns 28-Pin SOJ 制造商:Rochester Electronics LLC 功能描述:R ASSET CODE/B REV - Bulk |
| CY7C139912ZC | 制造商:CYP 功能描述:* |
| CY7C1399-12ZC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1399-15VC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3.3V 256K-Bit 32K x 8 15ns 28-Pin SOJ 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C139915VI | 制造商:CYPRESS 功能描述:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。