- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378505 > CY7C1392AV18-200BZC (CYPRESS SEMICONDUCTOR CORP) 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C1392AV18-200BZC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture |
| 中文描述： | 2M X 8 DDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 13 X 15 MM, 1.40 MM HEIGHT, FBGA-165 |
| 文件頁(yè)數(shù)： | 1/21頁(yè) |
| 文件大?。?/td> | 332K |
| 代理商： | CY7C1392AV18-200BZC |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)
PRELIMINARY
18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392AV18
CY7C1393AV18
CY7C1394AV18
Cypress Semiconductor Corporation
Document #: 38-05503 Rev. *A
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised June 1, 2004
Features
18-Mbit density (2M x 8, 1M x 18, 512K x 36)
250-MHz clock for high bandwidth
2-Word burst for reducing address bus frequency
Double Data Rate (DDR) interfaces (data transferred at
500 MHz) @ 250 MHz
Two input clocks (K and K) for precise DDR timing
— SRAM uses rising edges only
Two output clocks (C and C) account for clock skew
and flight time mismatching
Echo clocks (CQ and CQ) simplify data capture in
high-speed systems
Synchronous internally self-timed writes
1.8V core power supply with HSTL inputs and outputs
Variable drive HSTL output buffers
Expanded HSTL output voltage (1.4V–V
DD
)
13 x 15 x 1.4mm 1.0-mm pitch fBGA package, 165 ball
(11 x 15 matrix)
JTAG 1149.1 compatible test access port
Delay Lock Loop (DLL) for accurate data placement
Configuration
CY7C1392AV18–2M x 8
CY7C1393AV18–1M x18
CY7C1394AV18–512K x 36
Logic Block Diagram (CY7C1392AV18)
Functional Description
The CY7C1392AV18/CY7C1393AV18/CY7C1394AV18 are
1.8V Synchronous Pipelined SRAMs equipped with DDR-II
SIO (Double Data Rate Separate I/O) architecture. The DDR-II
SIO consists of two separate ports to access the memory
array. The Read port has dedicated Data outputs and the Write
port has dedicated Data inputs to completely eliminate the
need to “turn around’ the data bus required with common I/O
devices. Access to each port is accomplished using a common
address bus. Addresses for Read and Write are latched on
alternate rising edges of the input (K) clock. Write data is regis-
tered on the rising edges of both K and K. Read data is driven
on the rising edges of C and C if provided, or on the rising edge
of K and K if C/C are not provided. Each address location is
associated with two 8-bit words in the case of
CY7C1392AV18, two 18-bit words in the case of
CY7C1393AV18, and two 36-bit words in the case of
CY7C1394AV18, that burst sequentially into or out of the
device.
Asynchronous inputs include impedance match (ZQ).
Synchronous data outputs are tightly matched to the two
output echo clocks CQ/CQ, eliminating the need for separately
capturing data from each individual DDR-II SIO SRAM in the
system design. Output data clocks (C/C) enable maximum
system clocking and data synchronization flexibility.
All synchronous inputs pass through input registers controlled
by the K/K input clocks. All data outputs pass through output
registers controlled by the C/C input clocks (or K/K in single
clock mode). Writes are conducted with on-chip synchronous
self-timed write circuitry.
1M x 8
Memory
Array
CLK
Gen.
A
(19:0)
K
K
Control
Logic
Address
Register
D
[7:0]
R
Read Data Reg.
LD
BWS
0
BWS
1
Q
[7:0]
Control
Logic
Reg.
Reg.
Reg.
8
8
16
Write
Data Reg
8
V
REF
W
Write
Data Reg
1M x 8
Memory
Array
8
8
20
8
C
C
R/W
LD
R/W
CQ
CQ
DOFF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1392AV18-250BZC | 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture |
| CY7C1393AV18 | 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture |
| CY7C1393AV18-200BZC | 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture |
| CY7C1394AV18-200BZC | 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture |
| CY7C1394AV18-250BZC | PCI-Express Gen-2, 2-lane (4- channel), differential 2:1 mux/demux. Single enable, 1.8V |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1392CV18-200BZC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 2Mx8 1.8V DDR II SIO 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1392CV18-250BZC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 2Mx8 1.8V DDR II SIO 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1392KV18-250BZXC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 18Mb DDR II SIO 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1392SC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1392SV18-250BZC | 功能描述:IC SRAM 2MX8 DDRII 165-FBGA RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (512 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。