- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359518 > CY7C138AV-25JC (CYPRESS SEMICONDUCTOR CORP) 3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM PDF資料下載
參數(shù)資料
| 型號： | CY7C138AV-25JC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM |
| 中文描述： | 4K X 8 DUAL-PORT SRAM, 25 ns, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 1/20頁 |
| 文件大?。?/td> | 301K |
| 代理商： | CY7C138AV-25JC |
3.3V 4K/8K/16K/32K x 8/9
Dual-Port Static RAM
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
CY7C007AV/017AV
Cypress Semiconductor Corporation
Document #: 38-06051 Rev. *A
3901 North First Street
San Jose
CA 95134
Revised December 27, 2002
408-943-2600
25/0251
Features
True Dual-Ported memory cells which allow simulta-
neous access of the same memory location
4K/8K/16K/32K x 8 organizations
(CY7C0138AV/144AV/006AV/007AV)
4K/8K/16K/32K x 9 organizations
(CY7C0139AV/145AV/016AV/017AV)
0.35-micron CMOS for optimum speed/power
High-speed access: 20/25 ns
Low operating power
—Active: I
CC
= 115 mA (typical)
—Standby: I
SB3
= 10
μ
A (typical)
Fully asynchronous operation
Automatic power-down
Expandable data bus to 16/18 bits or more using Master/
Slave chip select when using more than one device
On-chip arbitration logic
Semaphores included to permit software handshaking
between ports
INT flag for port-to-port communication
Pin select for Master or Slave
Commercial and Industrial Temperature Ranges
Available in 68-pin PLCC (all) and 64-pin TQFP
(7C006AV & 7C144AV)
Pin-compatible and functionally equivalent to
IDT70V05, 70V06, and 70V07.
Notes:
1.
2.
3.
I/O
0
–
I/O
for x8 devices; I/O
0
–
I/O
for x9 devices.
A
–
A
for 4K devices; A
–
A
for 8K devices; A
–
A
for 16K devices; A
0
–
A
14
for 32K devices;
BUSY is an output in master mode and an input in slave mode.
I/O
Control
Address
Decode
A
0L
–
A
11
–
14L
CE
L
OE
L
R/W
L
SEM
L
BUSY
L
INT
L
I/O
Control
Interrupt
Semaphore
Arbitration
M/S
A
0L
–
A
11
–
14L
True Dual-Ported
RAM Array
A
0R
–
A
11
–
14R
CE
R
OE
R
R/W
R
SEM
R
BUSY
R
INT
R
Address
Decode
A
0R
–
A
11
–
14R
[1]
[1]
[3]
[3]
R/W
L
OE
L
I/O
0L
–
I/O
7/8L
CE
L
R/W
R
OE
R
I/O
0R
–
I/O
7/8R
CE
R
12
–
15
8/9
12
–
15
8/9
12
–
15
12
–
15
[2]
[2]
[2]
[2]
Logic Block Diagram
For the most recent information, visit the Cypress web site at www.cypress.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DR045 | DIGITAL FREQUENCY DISCRIMINATORS |
| DS12887A | Real Time Clock |
| DS1993L-F5 | 1kbit/4kbit Memory iButtonTM DS1994 4-kbit Plus Time Memory iButtonTM |
| DS1922T-F5 | Temperature Logger iButton With 8kB Datalog Memory |
| DS3905U-020 | Triple 128-Position Nonvolatile Digital Variable Resistor/Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C138XC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C139-25JC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C139-25JXC | 功能描述:IC SRAM 36KBIT 25NS 68PLCC RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:移動(dòng) SDRAM 存儲(chǔ)容量:256M（8Mx32） 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA（8x13） 包裝:帶卷 (TR) 其它名稱:557-1327-2 |
| CY7C1392CV18-200BZC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 2Mx8 1.8V DDR II SIO 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1392CV18-250BZC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 2Mx8 1.8V DDR II SIO 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。