參數(shù)資料
型號(hào): CY7C1352B-166AC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 256K x 18 Pipilined SRAm with NoBL Architecture
中文描述: 256K X 18 ZBT SRAM, 3.5 ns, PQFP100
封裝: 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
文件頁(yè)數(shù): 8/12頁(yè)
文件大?。?/td> 189K
代理商: CY7C1352B-166AC
CY7C1352B
PRELIMINARY
8
Switching Characteristics
Over the Operating Range
[11, 12, 13]
-166
-150
-143
-133
-100
-80
Parameter
Description
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Unit
t
CYC
t
CH
t
CL
t
AS
Clock Cycle Time
5.0
6.6
7.0
7.5
10
12.5
ns
Clock HIGH
1.4
2.5
2.8
3.0
4.0
4.0
ns
Clock LOW
1.4
2.5
2.8
3.0
4.0
4.0
ns
Address Set-Up Before CLK
Rise
1.5
1.5
2.0
2.0
2.2
2.5
ns
t
AH
t
CO
Address Hold After CLK Rise
0.5
0.5
0.5
0.5
0.5
1.0
ns
Data Output Valid After CLK
Rise
3.5
3.8
4.0
4.2
5.0
7.0
ns
t
DOH
Data Output Hold After CLK
Rise
1.5
1.5
1.5
1.5
1.5
1.5
ns
t
CENS
t
CENH
t
WES
CEN Set-Up Before CLK Rise
1.5
1.5
2.0
2.0
2.2
2.5
ns
CEN Hold After CLK Rise
0.5
0.5
0.5
0.5
0.5
1.0
ns
GW, BWS
[1:0]
Set-Up Before
CLK Rise
1.5
1.5
2.0
2.0
2.2
2.5
ns
t
WEH
GW, BWS
[1:0]
Hold After CLK
Rise
0.5
0.5
0.5
0.5
0.5
1.0
ns
t
ALS
ADV/LD Set-Up Before CLK
Rise
1.5
1.5
2.0
2.0
2.2
2.5
ns
t
ALH
t
DS
ADV/LD Hold after CLK Rise
0.5
0.5
0.5
0.5
0.5
1.0
ns
Data Input Set-Up Before
CLK Rise
1.5
1.5
1.7
1.7
2.0
2.5
ns
t
DH
Data Input Hold After CLK
Rise
0.5
0.5
0.5
0.5
0.5
1.0
ns
t
CES
Chip Enable Set-Up Before
CLK Rise
1.5
1.5
2.0
2.0
2.2
2.5
ns
t
CEH
Chip Enable Hold After CLK
Rise
Clock to High-Z
[10, 12, 13, 14]
Clock to Low-Z
[10, 12, 13, 14]
OE HIGH to Output High-Z
[10,
12, 13, 14]
0.5
0.5
0.5
0.5
0.5
1.0
ns
t
CHZ
t
CLZ
t
EOHZ
1.5
3.2
1.5
3.2
1.5
3.5
1.5
3.5
1.5
3.5
1.5
5.0
ns
1.5
1.5
1.5
1.5
1.5
1.5
ns
3.0
3.0
4.0
4.2
5.0
7.0
ns
t
EOLZ
OE LOW to Output Low-Z
[10,
12, 13, 14]
0
0
0
0
0
0
ns
t
EOV
OE LOW to Output Valid
[12]
3.2
3.5
4.0
4.2
5.0
7.0
ns
Shaded areas contain advance information.
Notes:
12. t
, t
, t
, t
, and t
EOHZ
are specified with A/C test conditions shown in part (a) of AC Test Loads and waveforms. Transition is measured
±
200 mV
from steady-state voltage.
13. At any given voltage and temperature, t
is less than t
and t
is less than t
to eliminate bus contention between SRAMs when sharing the same
data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed
to achieve High-Z prior to Low-Z under the same system conditions.
14. This parameter is sampled and not 100% tested.
相關(guān)PDF資料
PDF描述
CY7C1352B-80AC 256K x 18 Pipilined SRAm with NoBL Architecture
CY7C1353F 4-Mb (256K x 18) Flow-through SRAM with NoBL Architecture
CY7C1353F-100AC 4-Mb (256K x 18) Flow-through SRAM with NoBL Architecture
CY7C1353F-100AI 4-Mb (256K x 18) Flow-through SRAM with NoBL Architecture
CY7C1353F-117AC 4-Mb (256K x 18) Flow-through SRAM with NoBL Architecture
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C1352F-100AC 功能描述:IC SRAM 4.5MBIT 100MHZ 100LQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤
CY7C1352F-133AC 功能描述:IC SRAM 4.5MBIT 133MHZ 100LQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤
CY7C1352F-133ACT 制造商:Cypress Semiconductor 功能描述:
CY7C1352F-200AC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C1352G-100AXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 256Kx18 3.3V NoBL Sync PL 靜態(tài)隨機(jī)存取存儲(chǔ)器 COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray