參數(shù)資料
型號: CY7C1350F
廠商: Cypress Semiconductor Corp.
英文描述: 4-Mb (128K x 36) Pipelined SRAM with Nobl Architecture
中文描述: 4字節(jié)(128K的× 36)的總線延遲架構流水線的SRAM
文件頁數(shù): 14/16頁
文件大小: 539K
代理商: CY7C1350F
CY7C1350F
Document #: 38-05305 Rev. *A
Page 14 of 16
Package Diagram
100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101
51-85050-*A
51-85050-*A
相關PDF資料
PDF描述
CY7C1352B-133AC 256K x 18 Pipilined SRAm with NoBL Architecture
CY7C1352B-143AC 256K x 18 Pipilined SRAm with NoBL Architecture
CY7C1352B-150AC 256K x 18 Pipilined SRAm with NoBL Architecture
CY7C1352B-166AC 256K x 18 Pipilined SRAm with NoBL Architecture
CY7C1352B-80AC 256K x 18 Pipilined SRAm with NoBL Architecture
相關代理商/技術參數(shù)
參數(shù)描述
CY7C1350F-133AI 制造商:Cypress Semiconductor 功能描述:
CY7C1350F-200AC 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 128K x 36 2.8ns 100-Pin TQFP
CY7C1350F-200ACT 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 128K x 36 2.8ns 100-Pin TQFP T/R
CY7C1350F-250AXI 制造商:Cypress Semiconductor 功能描述:
CY7C1350G-100AXC 制造商:MAJOR 功能描述: