- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378497 > CY7C1166V18-333BZI (CYPRESS SEMICONDUCTOR CORP) 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C1166V18-333BZI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) |
| 中文描述： | 2M X 8 DDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 13 X 15 MM, 1.40 MM HEIGHT, MO-216, FBGA-165 |
| 文件頁(yè)數(shù)： | 10/27頁(yè) |
| 文件大小： | 963K |
| 代理商： | CY7C1166V18-333BZI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)
CY7C1166V18
CY7C1177V18
CY7C1168V18
CY7C1170V18
Document Number: 001-06620 Rev. *C
Page 10 of 27
Write Cycle Descriptions
The write cycle descriptions of CY7C1166V18 and CY7C1168V18 follows.
[2, 8]
BWS
0
/
NWS
0
BWS
1
/
NWS
1
K
K
Comments
L
L
L–H
–
During the Data portion of a write sequence
:
CY7C1166V18
both nibbles (D
[7:0]
) are written into the device,
CY7C1168V18
both bytes (D
[17:0]
) are written into the device.
L-H During the Data portion of a write sequence
:
CY7C1166V18
both nibbles (D
[7:0]
) are written into the device,
CY7C1168V18
both bytes (D
[17:0]
) are written into the device.
During the Data portion of a write sequence
:
CY7C1166V18
only the lower nibble (D
[3:0]
) is written into the device, D
[7:4]
remains unaltered.
CY7C1168V18
only the lower byte (D
[8:0]
) is written into the device, D
[17:9]
remains unaltered.
L–H During the Data portion of a write sequence
:
CY7C1166V18
only the lower nibble (D
[3:0]
) is written into the device, D
[7:4]
remains unaltered.
CY7C1168V18
only the lower byte (D
[8:0]
) is written into the device, D
[17:9]
remains unaltered.
During the Data portion of a write sequence
:
CY7C1166V18
only the upper nibble (D
[7:4]
) is written into the device, D
[3:0]
remains unaltered.
CY7C1168V18
only the upper byte (D
[17:9]
) is written into the device, D
[8:0]
remains unaltered.
L–H During the Data portion of a write sequence
:
CY7C1166V18
only the upper nibble (D
[7:4]
) is written into the device, D
[3:0]
remains unaltered.
CY7C1168V18
only the upper byte (D
[17:9]
) is written into the device, D
[8:0]
remains unaltered.
L
L
–
L
H
L–H
–
L
H
–
H
L
L–H
–
H
L
–
H
H
L–H
–
No data is written into the devices during this portion of a write operation.
H
H
–
L–H No data is written into the devices during this portion of a write operation.
The write cycle descriptions of CY7C1177V18 follows.
[2, 8]
BWS
0
K
K
Comments
L
L-H
–
During the Data portion of a Write sequence
,
the single byte (D
[8:0]
) is written into the device.
During the Data portion of a Write sequence
,
the single byte (D
[8:0]
) is written into the device.
L
–
L-H
H
L-H
–
No data is written into the device during this portion of a Write operation.
H
–
L-H
No data is written into the device during this portion of a Write operation.
Note
8. Is based on a write cycle was initiated in accordance with the Write Cycle Description Truth Table. Alter NWS
0
, NWS
1
, BWS
0
, BWS
1
, BWS
2
,
and BWS
3
on different
portions of a write cycle, as long as the setup and hold requirements are achieved.
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1166V18-333BZXC | 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) |
| CY7C1166V18-333BZXI | 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) |
| CY7C1168V18 | 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) |
| CY7C1168V18-300BZC | 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) |
| CY7C1168V18-300BZI | 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C11681KV18-400BZC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 1Mb x 18 400 MHz Sync 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C11681KV18-400BZXC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 1Mb x 18 400 MHz Sync 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C11681KV18-450BZC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 1Mb x 18 450 MHz Sync 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C11681KV18-450BZXC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 1Mb x 18 450 MHz Sync 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1168KV18-400BZC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 18MB (1Mx18) 1.8v 400MHz DDR II 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。