參數(shù)資料
型號: CY7C1161V18-333BZXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 18-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
中文描述: 2M X 8 QDR SRAM, 0.45 ns, PBGA165
封裝: 13 X 15 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FPBGA-165
文件頁數(shù): 23/29頁
文件大小: 956K
代理商: CY7C1161V18-333BZXC
CY7C1161V18
CY7C1176V18
CY7C1163V18
CY7C1165V18
Document Number: 001-06582 Rev. *C
Page 23 of 29
Switching Characteristics
Over the operating range
[22, 23]
Cypress
Parameter
Consortium
Parameter
Description
400 MHz
375 MHz
333 MHz
300 MHz
Unit
Min
Max
Min
Max
Min
Max
Min
Max
t
POWER
t
CYC
t
KH
t
KL
t
KHKH
V
DD
(Typical) to the First Access
[24]
K Clock Cycle Time
1
1
1
1
ms
t
KHKH
t
KHKL
t
KLKH
t
KHKH
2.50 8.40 2.66 8.40
3.0
8.40
3.3
8.40
ns
Input Clock (K/K) HIGH
0.4
0.4
0.4
0.4
t
CYC
t
CYC
ns
Input Clock (K/K) LOW
0.4
0.4
0.4
0.4
K Clock Rise to K Clock Rise
(rising edge to rising edge)
1.06
1.13
1.28
1.40
Setup Times
t
SA
t
SC
t
SCDDR
t
AVKH
t
IVKH
t
IVKH
Address Setup to K Clock Rise
0.4
0.4
0.4
0.4
ns
Control Setup to K Clock Rise (RPS, WPS)
0.4
0.4
0.4
0.4
ns
Double Data Rate Control Setup to Clock (K, K)
Rise (BWS
0
, BWS
1,
BWS
2
, BWS
3
)
D
[X:0]
Setup to Clock (K/K) Rise
0.28
0.28
0.28
0.28
ns
t
SD
Hold Times
t
DVKH
0.28
0.28
0.28
0.28
ns
t
HA
t
HC
t
HCDDR
t
KHAX
t
KHIX
t
KHIX
Address Hold after K Clock Rise
0.4
0.4
0.4
0.4
ns
Control Hold after K Clock Rise (RPS, WPS)
0.4
0.4
0.4
0.4
ns
Double Data Rate Control Hold after Clock (K/K)
Rise (BWS
0
, BWS
1,
BWS
2
, BWS
3
)
D
[X:0]
Hold after Clock (K/K) Rise
0.28
0.28
0.28
0.28
ns
t
HD
Output Times
t
KHDX
0.28
0.28
0.28
0.28
ns
t
CO
t
DOH
t
CHQV
t
CHQX
K/K Clock Rise to Data Valid
0.45
0.45
0.45
0.45
ns
Data Output Hold after Output K/K Clock Rise
(Active to Active)
–0.45
–0.45
–0.45
–0.45
ns
t
CCQO
t
CQOH
t
CQD
t
CQDOH
t
CQH
t
CQHCQH
t
CHCQV
t
CHCQX
t
CQHQV
t
CQHQX
t
CQHCQL
t
CQHCQH
K/K Clock Rise to Echo Clock Valid
0.45
0.45
0.45
0.45
ns
Echo Clock Hold after K/K Clock Rise
–0.45
–0.45
–0.45
–0.45
ns
Echo Clock High to Data Valid
0.2
0.2
0.2
0.2
ns
Echo Clock High to Data Invalid
Output Clock (CQ/CQ) HIGH
[25]
CQ Clock Rise to CQ Clock Rise
[25]
(rising edge to rising edge)
Clock (K/K) Rise to High Z (Active to High Z)
[26, 27]
Clock (K/K) Rise to Low Z
[26, 27]
Echo Clock High to QVLD Valid
[28]
–0.2
–0.2
–0.2
–0.2
ns
0.81
0.88
1.03
1.15
ns
0.81
0.88
1.03
1.15
ns
t
CHZ
t
CLZ
t
QVLD
t
CHQZ
t
CHQX1
t
QVLD
0.45
0.45
0.45
0.45
ns
–0.45
–0.45
–0.45
–0.45
ns
–0.20 0.20 –0.20 0.20 –0.20 0.20 –0.20 0.20
ns
Notes
23.When a part with a maximum frequency above 300 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being
operated and outputs data with the output timings of that frequency range.
24.This part has a voltage regulator internally; t
POWER
is the time that the power needs to be supplied above V
DD
minimum initially before a Read or Write operation can
be initiated.
25.These parameters are extrapolated from the input timing parameters (t
KHKH
– 250 ps, where 250 ps is the internal jitter. An input jitter of 200 ps (t
KC Var
) is already
included in the t
KHKH
). These parameters are only guaranteed by design and are not tested in production.
26.t
CHZ
, t
CLZ
are specified with a load capacitance of 5 pF as in part (b) of
AC Test Loads and Waveforms
. Transition is measured
±
100 mV from steady state voltage.
27.At any given voltage and temperature t
CHZ
is less than t
CLZ
and t
CHZ
less than t
CO
.
28.t
QVLD
spec is applicable for both rising and falling edges of QVLD signal.
[+] Feedback
相關(guān)PDF資料
PDF描述
CY7C1161V18-333BZXI 18-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1163V18 18-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1163V18-300BZC 18-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1163V18-300BZI 18-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1163V18-300BZXC 18-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C1163KV18-400BZI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 18MB (1Mx18) 1.8v 400MHz DDR II 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1163KV18-450BZC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 18MB (1Mx18) 1.8v 450MHz DDR II 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1163KV18-550BZC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 18MB (1Mx18) 1.8v 550MHz DDR II 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C11651KV18-400BZC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 Sync 靜態(tài)隨機(jī)存取存儲(chǔ)器 QDR RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C11651KV18-400BZXC 功能描述:IC SRAM 18MBIT 400MHZ 165-FPBGA RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (2 x 256 x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-VFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN(2x3) 包裝:管件 產(chǎn)品目錄頁面:1445 (CN2011-ZH PDF)