參數(shù)資料
型號: CY7C1046DV33
廠商: Cypress Semiconductor Corp.
英文描述: 4-Mbit (1M x 4) Static RAM
中文描述: 4兆位(1米× 4)靜態(tài)RAM
文件頁數(shù): 1/8頁
文件大?。?/td> 389K
代理商: CY7C1046DV33
4-Mbit (1M x 4) Static RAM
CY7C1046DV33
Cypress Semiconductor Corporation
Document #: 38-05611 Rev. *B
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised April 3, 2006
Features
Pin- and function-compatible with CY7C1046CV33
High speed
— t
AA
= 10 ns
Low active power
— I
CC
= 90 mA @ 10 ns
Low CMOS standby power
— I
SB2
= 10 mA
2.0 V data retention
Automatic power-down when deselected
TTL-compatible inputs and outputs
Easy memory expansion with CE and OE features
Available in lead-free 400-mil-wide 32-pin SOJ package
Functional Description
[1]
The CY7C1046DV33 is a high-performance CMOS static
RAM organized as 1M words by 4 bits. Easy memory
expansion is provided by an active LOW Chip Enable (CE), an
active LOW Output Enable (OE), and tri-state drivers. Writing
to the device is accomplished by taking Chip Enable (CE) and
Write Enable (WE) inputs LOW. Data on the four I/O pins (I/O
0
through I/O
3
) is then written into the location specified on the
address pins (A
0
through A
19
).
Reading from the device is accomplished by taking Chip
Enable (CE) and Output Enable (OE) LOW while forcing Write
Enable (WE) HIGH. Under these conditions, the contents of
the memory location specified by the address pins will appear
on the I/O pins.
The four input/output pins (I/O
0
through I/O
3
) are placed in a
high-impedance state when the device is deselected (CE
HIGH), the outputs are disabled (OE HIGH), or during a Write
operation (CE LOW, and WE LOW).
The CY7C1046DV33 is available in a standard 400-mil-wide
32-pin SOJ package with center power and ground (revolu-
tionary) pinout.
Pin Configuration
Selection Guide
1
A
1
A
Logic Block Diagram
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
A
9
A
10
COLUMN
DECODER
R
S
INPUT BUFFER
POWER
DOWN
WE
OE
I/O
0
I/O
1
1 Mbit x 4
I/O
3
I/O
2
A
0
A
1
A
1
A
1
CE
A
1
A
1
1
2
3
4
5
6
7
8
9
10
11
12
13
21
20
22
25
24
23
28
27
26
Top View
SOJ
29
32
31
30
14
15
19
18
GND
I/O
1
A
1
A
2
A
3
A
4
CE
A
5
A
6
A
7
A
8
A
9
WE
V
CC
I/O
2
A
18
A
17
A
16
A
15
OE
I/O
3
A
12
A
11
A
14
A
13
A
0
I/O
0
V
CC
A
1
16
17
GND
A
10
NC
A
19
A
1
-10
10
90
10
Unit
ns
mA
mA
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
Note:
1. For guidelines on SRAM system design, please refer to the
System Design Guidelines
Cypress application note, available on the internet at www.cypress.com.
[+] Feedback
相關(guān)PDF資料
PDF描述
CY7C1046DV33-10VXI 4-Mbit (1M x 4) Static RAM
CY7C1046D 4-Mbit (1M x 4) Static RAM
CY7C1046V33 1M x 4 Static RAM(4M靜態(tài)RAM)
CY7C1046 1M x 4 Static RAM(4M靜態(tài)RAM)
CY7C1049B-12VXC 512K x 8 Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C1046DV33-10VXI 功能描述:靜態(tài)隨機(jī)存取存儲器 4M FAST ASYNC HI SPD IND RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1046DV33-10VXIT 功能描述:靜態(tài)隨機(jī)存取存儲器 4M FAST ASYNC HI SPD IND RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C104915VCT 制造商:AZTEC 功能描述:NEW
CY7C1049B-15VC 功能描述:IC SRAM 4MBIT 15NS 36SOJ RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤
CY7C1049B-15VXC 功能描述:IC SRAM 4MBIT 15NS 36SOJ RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2