參數(shù)資料
型號: CY7C1021B-15VXE
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 1-Mbit (64K x 16) Static RAM
中文描述: 64K X 16 STANDARD SRAM, 15 ns, PDSO44
封裝: 0.400 INCH, LEAD FREE, SOJ-44
文件頁數(shù): 4/10頁
文件大?。?/td> 314K
代理商: CY7C1021B-15VXE
CY7C1021B
Document #: 38-05145 Rev. *C
Page 4 of 10
AC Test Loads and Waveforms
90%
10%
3.0V
GND
90%
10%
ALL INPUT PULSES
5V
OUTPUT
30 pF
SCOPE
5V
OUTPUT
5 pF
SCOPE
(a)
(b)
OUTPUT
R 481
R 481
255
255
167
Equivalent to:
EQUIVALENT
1.73V
30 pF
Rise Time: 1 V/ns
Fall Time: 1 V/ns
JIG AND
JIG AND
R2
R2
THéVENIN
Switching Characteristics
Over the Operating Range
[5]
Parameter
Read Cycle
t
RC
t
AA
t
OHA
t
ACE
t
DOE
t
LZOE
t
HZOE
t
LZCE
t
HZCE
t
PU
t
PD
t
DBE
t
LZBE
t
HZBE
Write Cycle
[8]
t
WC
t
SCE
t
AW
t
HA
t
SA
t
SD
t
HD
t
LZWE
t
HZWE
t
BW
Description
7C1021B-12
Min.
7C1021B-15
Min.
Unit
Max.
Max.
Read Cycle Time
Address to Data Valid
Data Hold from Address Change
CE LOW to Data Valid
OE LOW to Data Valid
OE LOW to Low Z
[6]
OE HIGH to High Z
[6, 7]
CE LOW to Low Z
[6]
CE HIGH to High Z
[6, 7]
CE LOW to Power-Up
CE HIGH to Power-Down
Byte Enable to Data Valid
Byte Enable to Low Z
Byte Disable to High Z
12
15
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
12
15
3
3
12
6
15
7
0
0
6
7
3
3
6
7
0
0
12
6
15
7
0
0
6
7
Write Cycle Time
CE LOW to Write End
Address Set-Up to Write End
Address Hold from Write End
Address Set-Up to Write Start
Data Set-Up to Write End
Data Hold from Write End
WE HIGH to Low Z
[6]
WE LOW to High Z
[6, 7]
Byte Enable to End of Write
12
9
8
0
0
6
0
3
15
10
10
0
0
8
0
3
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
6
7
8
9
Notes:
5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
I
/I
and 30-pF load capacitance.
6. At any given temperature and voltage condition, t
is less than t
, t
is less than t
, and t
is less than t
for any given device.
7. t
, t
, t
, and t
are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured
±
500 mV from steady-state voltage.
8. The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE/BLE LOW. CE, WE and BHE/BLE must be LOW to initiate a write, and
the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
[+] Feedback
相關PDF資料
PDF描述
CY7C1021B-15VXI 1-Mbit (64K x 16) Static RAM
CY7C1021B-15ZSXE 1-Mbit (64K x 16) Static RAM
CY7C1021B-15ZXI 1-Mbit (64K x 16) Static RAM
CY7C1021BL-15ZI 1-Mbit (64K x 16) Static RAM
CY7C1021BL-15ZXI 1-Mbit (64K x 16) Static RAM
相關代理商/技術參數(shù)
參數(shù)描述
CY7C1021B-15VXET 功能描述:IC SRAM 1MBIT 15NS 44SOJ RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應商設備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
CY7C1021B-15VXI 功能描述:IC SRAM 1MBIT 15NS 44SOJ RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應商設備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
CY7C1021B-15VXIT 功能描述:IC SRAM 1MBIT 15NS 44SOJ RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應商設備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
CY7C1021B15ZC 制造商:Cypress Semiconductor 功能描述:
CY7C1021B-15ZC 功能描述:IC SRAM 1MBIT 15NS 44TSOP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應商設備封裝:48-TSOP 包裝:托盤