- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378492 > CY7C1009 (Cypress Semiconductor Corp.) 128K x 8 Static RAM(128K x 8 靜態(tài) RAM) PDF資料下載
參數(shù)資料
| 型號： | CY7C1009 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 128K x 8 Static RAM(128K x 8 靜態(tài) RAM) |
| 中文描述： | 128K的× 8靜態(tài)RAM（128K的× 8靜態(tài)RAM）的 |
| 文件頁數(shù)： | 1/11頁 |
| 文件大?。?/td> | 207K |
| 代理商： | CY7C1009 |
128K x 8 Static RAM
CY7C109
CY7C1009
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
September 7, 1999
Features
High speed
—t
AA
= 10 ns
Low active power
—1017 mW (max., 12 ns)
Low CMOS standby power
—55 mW (max.), 4 mW (Low-power version)
2.0V Data Retention (Low-power version)
Automatic power-down when deselected
TTL-compatible inputs and outputs
Easy memory expansion with CE
1
, CE
2
, and OE options
Functional Description
The CY7C109 / CY7C1009 is a high-performance CMOS stat-
ic RAM organized as 131,072 words by 8 bits. Easy memory
expansion is provided by an active LOW Chip Enable (CE
1
),
an active HIGH Chip Enable (CE
2
), an active LOW Output En-
Logic Block Diagram
able (OE), and three-state drivers. Writing to the device is ac-
complished by taking Chip Enable One (CE
1
) and Write En-
able (WE) inputs LOW and Chip Enable Two (CE
2
) input HIGH.
Data on the eight I/O pins (I/O
0
through I/O
7
) is then written
into the location specified on the address pins (A
0
through
A
16
).
Reading from the device is accomplished by taking Chip En-
able One (CE
1
) and Output Enable (OE) LOW while forcing
Write Enable (WE) and Chip Enable Two (CE
2
) HIGH. Under
these conditions, the contents of the memory location speci-
fied by the address pins will appear on the I/O pins.
The eight input/output pins (I/O
0
through I/O
7
) are placed in a
high-impedance state when the device is deselected (CE
1
HIGH or CE
2
LOW), the outputs are disabled (OE HIGH), or
during a write operation (CE
1
LOW, CE
2
HIGH, and WE LOW).
The CY7C109 is available in standard 400-mil-wide SOJ and
32-pin TSOP type I packages. The CY7C1009 is available in
a 300-mil-wide SOJ package. The CY7C1009 and CY7C109
are functionally equivalent in all other respects.
1
A
1
A
Pin Configurations
SOJ
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
COLUMN
DECODER
R
S
INPUT BUFFER
POWER
DOWN
WE
OE
I/O
0
CE
2
I/O
1
I/O
2
I/O
3
512 x 256 x 8
ARRAY
I/O
7
I/O
6
I/O
5
I/O
4
A
0
A
1
A
1
A
1
A
1
CE
1
A
1
A
9
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
19
18
20
24
23
22
21
25
28
27
26
Top View
29
32
31
30
16
17
GND
A
16
A
14
A
12
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
WE
A
13
A
8
A
9
A
11
V
CC
A
15
CE
2
I/O
7
I/O
6
I/O
5
I/O
4
I/O
3
109–1
NC
I/O
0
I/O
1
I/O
2
CE
1
OE
A
10
109–2
A
6
A
5
A
7
A
16
A
14
A
12
WE
CE
2
A
15
V
CC
NC
A
4
A
13
A
8
A
9
OE
A
10
TSOP I
Top View
(not to scale)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
I/O
2
I/O
1
I/O
0
A
0
GND
I/O
7
I/O
6
I/O
4
I/O
3
I/O
5
CE
A
11
17
A
1
A
2
A
3
109–3
Selection Guide
7C109-10
7C1009-10
10
195
10
2
7C109-12
7C1009-12
12
185
10
2
7C109-15
7C1009-15
15
155
10
2
7C109-20
7C1009-20
20
140
10
—
7C109-25
7C1009-25
25
135
10
—
7C109-35
7C1009-35
35
125
10
—
Maximum Access Time (ns)
Maximum Operating Current (mA)
Maximum CMOS Standby Current (mA)
Maximum CMOS Standby Current (mA)
Low-Power Version
Shaded areas contain preliminary information.
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C1018CV33 | 128K x 8 Static RAM(128K x 8靜態(tài)RAM) |
| CY7C1018DV33 | 1-Mbit (128K x 8) Static RAM(1Mbit (128K x 8)靜態(tài)RAM) |
| CY7C1019BV33L-12VC | 128K x 8 Static RAM |
| CY7C1019V33 | 128K x 8 Static RAM |
| CY7C1019V33-10VC | 128K x 8 Static RAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C100915V | 制造商:Cypress Semiconductor 功能描述: |
| CY7C100915VC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1009-15VC | 制造商:Cypress Semiconductor 功能描述:Static RAM, 128Kx8, 32 Pin, Plastic, SOJ |
| CY7C100915VIT | 制造商:CYPRESS 功能描述:* |
| CY7C1009-20LMB | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 5V 1M-Bit 128K x 8 20ns 32-Pin LCC |
發(fā)布緊急采購，3分鐘左右您將得到回復。