參數(shù)資料
型號(hào): CY7C09179V
廠商: Cypress Semiconductor Corp.
英文描述: 3.3V 32K x 9 Synchronous Dual-Port Static RAM(3.3V 32K x 9 同步雙端口靜態(tài)RAM)
中文描述: 3.3 32K的× 9同步雙端口靜態(tài)RAM(3.3 32K的× 9同步雙端口靜態(tài)RAM)的
文件頁(yè)數(shù): 7/18頁(yè)
文件大?。?/td> 580K
代理商: CY7C09179V
CY7C09079V/89V/99V
CY7C09179V/89V/99V
Document #: 38-06043 Rev. *B
Page 7 of 18
Notes:
14.Test conditions used are Load 2.
15.This parameter is guaranteed by design, but it is not production tested.
Switching Characteristics
Over the Operating Range
Parameter
Description
CY7C09079V/89V/99V
CY7C09179V/89V/99V
-7
[1]
Unit
-6
[1]
-9
-12
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
f
MAX1
f
MAX2
t
CYC1
t
CYC2
t
CH1
t
CL1
t
CH2
t
CL2
t
R
t
F
t
SA
t
HA
t
SC
t
HC
t
SW
t
HW
t
SD
t
HD
t
SAD
t
HAD
t
SCN
t
HCN
t
SRST
t
HRST
t
OE
t
OLZ[14, 15]
t
OHZ[14, 15]
t
CD1
t
CD2
t
DC
t
CKHZ[14, 15]
t
CKLZ[14, 15]
Port to Port Delays
f
Max
Flow-Through
f
Max
Pipelined
Clock Cycle Time - Flow-Through
53
45
40
33
MHz
100
83
67
50
MHz
19
22
25
30
ns
Clock Cycle Time - Pipelined
10
12
15
20
ns
Clock HIGH Time - Flow-Through
6.5
7.5
12
12
ns
Clock LOW Time - Flow-Through
6.5
7.5
12
12
ns
Clock HIGH Time - Pipelined
4
5
6
8
ns
Clock LOW Time - Pipelined
4
5
6
8
ns
Clock Rise Time
3
3
3
3
ns
Clock Fall Time
3
3
3
3
ns
Address Set-Up Time
3.5
4
4
4
ns
Address Hold Time
0
0
1
1
ns
Chip Enable Set-Up Time
3.5
4
4
4
ns
Chip Enable Hold Time
0
0
1
1
ns
R/W Set-Up Time
3.5
4
4
4
ns
R/W Hold Time
0
0
1
1
ns
Input Data Set-Up Time
3.5
4
4
4
ns
Input Data Hold Time
0
0
1
1
ns
ADS Set-Up Time
3.5
4
4
4
ns
ADS Hold Time
0
0
1
1
ns
CNTEN Set-Up Time
3.5
4.5
5
5
ns
CNTEN Hold Time
0
0
1
1
ns
CNTRST Set-Up Time
3.5
4
4
4
ns
CNTRST Hold Time
0
0
1
1
ns
Output Enable to Data Valid
8
9
10
12
ns
OE to Low Z
2
2
2
2
ns
OE to High Z
1
7
1
7
1
7
1
7
ns
Clock to Data Valid - Flow-Through
15
18
20
25
ns
Clock to Data Valid - Pipelined
6.5
7.5
9
12
ns
Data Output Hold After Clock HIGH
2
2
2
2
ns
Clock HIGH to Output High Z
2
9
2
9
2
9
2
9
ns
Clock HIGH to Output Low Z
2
2
2
2
ns
t
CWDD
t
CCS
Write Port Clock HIGH to Read Data Delay
30
35
40
40
ns
Clock to Clock Set-Up Time
9
10
15
15
ns
相關(guān)PDF資料
PDF描述
CY7C09089V 3.3V 64K x 8 Synchronous Dual-Port Static RAM(3.3V 64K x 8 同步雙端口靜態(tài)RAM)
CY7C09099V 3.3V 128K x 8 Synchronous Dual-Port Static RAM(3.3V 128K x 8 同步雙端口靜態(tài)RAM)
CY7C09189V 3.3V 64K x 9 Synchronous Dual-Port Static RAM(3.3V 64K x 9 同步雙端口靜態(tài)RAM)
CY7C09199V 3.3V 128K x 9 Synchronous Dual-Port Static RAM(3.3V 128K x 9 同步雙端口靜態(tài)RAM)
CY7C09179 32K x 9 Synchronous Dual-Port Static RAM(32K x 9 同步雙端口靜態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C09179V-12AC 功能描述:IC SRAM 288KBIT 12NS 100LQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(單線) 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-MSOP 包裝:帶卷 (TR)
CY7C09179V-12AXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.3V 32Kx9 COM Sync Dual Port 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C09179V-6AXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.3V 32Kx9 COM Sync Dual Port 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C09189-9AC 功能描述:IC SRAM 576KBIT 67MHZ 100LQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤
CY7C09189V-12AC 制造商:Cypress Semiconductor 功能描述: