- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378482 > CY54FCT543T (Cypress Semiconductor Corp.) 8-Bit Latched Registered Transceiver PDF資料下載
參數(shù)資料
| 型號： | CY54FCT543T |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 8-Bit Latched Registered Transceiver |
| 中文描述： | 8位鎖存注冊收發(fā)器 |
| 文件頁數(shù)： | 1/8頁 |
| 文件大?。?/td> | 140K |
| 代理商： | CY54FCT543T |
8-Bit Latched Registered Transceiver
fax id: 7040
CY54/74FCT543T
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
May 1994 – Revised March 17, 1997
408-943-2600
1CY54/74FCT543T
Features
Function, pinout, and drive compatible with FCT and
F logic
FCT-C speed at 5.3 ns max. (Com’l)
FCT-A speed at 6.5 ns max. (Com’l)
Reduced V
(typically = 3.3V) versions of equivalent
FCT functions
Edge-rate control circuitry for significantly improved
noise characteristics
Power-off disable feature
Matched rise and fall times
Fully compatible with TTL input and output logic levels
ESD > 2000V
Sink current
64 mA (Com’l), 48 mA (Mil)
Source current
32 mA (Com’l), 12 mA (Mil)
Separation controls for data flow in each direction
Back to back latches for storage
Extended commercial range of
40°C to +85°C
Functional Description
The FCT543T octal latched transceiver contains two sets of
eight D-type latches with separate latch enable (LEAB, LEBA)
and output enable (OEAB, OEBA) controls for each set to
permit independent control of inputting and outputting in either
direction of data flow. For data flow from A to B, for example,
the A-to-B enable (CEAB) input must be LOW in order to enter
data from A or to take data from B, as indicated in the truth
table. With CEAB LOW, a LOW signal on the A-to-B latch
enable (LEAB) input makes the A-to-B latches transparent; a
subsequent LOW-to-HIGH transition of the LEAB signal puts
the A latches in the storage mode and their output no longer
change with the A inputs. With CEAB and OEAB both LOW,
the three-stage B output buffers are active and reflect the data
present at the output of the A latches. Control of data from B
to A is similar, but uses CEAB, LEAB, and OEAB inputs.
The outputs are designed with a power-off disable feature to
allow for live insertion of boards.
Logic Block Diagram
Pin Configurations
LE
D Q
LE
D
Q
DetailA
DetailA x 7
A
0
A
2
A
1
A
3
A
4
A
5
A
6
A
7
B
0
B
2
B
1
B
3
B
4
B
5
B
6
B
7
OEBA
CEBA
LEBA
OEAB
CEAB
LEAB
Functional Block Diagram
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
0
B
1
B
2
B
3
B
4
B
5
B
6
B
7
B
0
LEBA
LEAB
CEBA
CEAB
OEBA
OEAB
1
2
3
4
5
6
7
8
9
10
11
12
16
17
18
19
20
24
23
22
21
13
14
V
CC
CEBA
15
SOIC/QSOP
Top View
LEBA
A
1
A
2
A
3
A
4
A
5
A
6
A
7
CEAB
GND
B
1
B
2
B
3
B
4
B
5
B
6
B
7
LEAB
OEAB
OEBA
A
0
B
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY62127DV30L-70BVI | Replacement domes; Style: Replacement lens/domes; Color: Red/Yellow/Green/Blue; Diameter: 82; Applicable Model: PES / PEW; Material: Acrylic |
| CY62127DV18L-55ZI | 1M (64K x 16) Static RAM |
| CY62127DV18LL-55BVI | 1M (64K x 16) Static RAM |
| CY62127DV18LL-55ZI | 1M (64K x 16) Static RAM |
| CY62127DV30 | 1 Mb (64K x 16) Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY54FCT543TDMB | 制造商:Texas Instruments 功能描述:Bus XCVR Single 8-CH 3-ST 24-Pin CDIP Tube |
| CY54FCT543TLM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single 8-bit Bus Transceiver |
| CY54FCT543TLMB | 制造商:Texas Instruments 功能描述:Bus XCVR Single 8-CH 3-ST 28-Pin LCCC Tube |
| CY54FCT543TQSOP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-Bit Latched Registered Transceiver |
| CY54FCT543TSOIC | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-Bit Latched Registered Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。