參數(shù)資料
型號(hào): CY39050V208-125NTXI
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: LOADABLE PLD, 10 ns, PQFP208
封裝: 28 X 28 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, EQFP-208
文件頁數(shù): 20/86頁
文件大?。?/td> 2802K
代理商: CY39050V208-125NTXI
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 27 of 86
Cluster Memory Asynchronous Timing 2
Cluster Memory Synchronous Flow-Through Timing
Switching Waveforms (continued)
ADDRESS (AT THE
READ
WRITE
READ
WRITE ENABLE
tCLMPWE
INPUT
tCLMSD
tCLMHD
OUTPUT
tCLMSA
tCLMHA
tCLMAA
I/O PIN)
GLOBAL
ADDRESS
WRITE
ENABLE
REGISTERED
INPUT
REGISTERED
OUTPUT
tCLMS
tCLMH
READ
WRITE
READ
tCLMDV1
CLOCK
tCLMCYC1
相關(guān)PDF資料
PDF描述
CY39050V208-233NTXC LOADABLE PLD, 7.2 ns, PQFP208
CY39050V208-83NTXC LOADABLE PLD, 15 ns, PQFP208
CY39050V208-83NTXI LOADABLE PLD, 15 ns, PQFP208
CY39200V208-181NTXC LOADABLE PLD, 8.5 ns, PQFP208
CY39200V208-83NTXC LOADABLE PLD, 15 ns, PQFP208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39050V208-181BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050V208-181BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050V208-181BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050V208-181BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39050V208-181MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities