- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366978 > CY29940-1 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號： | CY29940-1 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時鐘和緩沖器 |
| 文件頁數(shù)： | 1/7頁 |
| 文件大?。?/td> | 193K |
| 代理商： | CY29940-1 |
2.5V or 3.3V, 200-MHz
1:18 Clock Distribution Buffer
CY29940-1
Cypress Semiconductor Corporation
Document #: 38-07487 Rev. **
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised January 28, 2003
Features
200-MHz clock support
LVPECL or LVCMOS/LVTTL clock input
LVCMOS/LVTTL-compatible inputs
18 clock outputs: drive up to 36 clock lines
150 ps max. output-to-output skew
23
output impedance
Dual or single supply operation:
—3.3V core and 3.3V outputs
—3.3V core and 2.5V outputs
—2.5V core and 2.5V outputs
Pin-compatible with MPC940L, MPC9109
Available in commercial and industrial temperature
ranges
32-pin TQFP package
Description
The CY29940-1 is a low-voltage 200-MHz clock distribution
buffer with the capability to select either a differential LVPECL-
or a LVCMOS/LVTTL-compatible input clock. The two clock
sources can be used to provide for a test clock as well as the
primary system clock. All other control inputs are
LVCMOS/LVTTL-compatible. The eighteen outputs are 2.5V
or 3.3V LVCMOS/LVTTL-compatible and can drive 50
series
or parallel terminated transmission lines. For series terminated
transmission lines, each output can drive one or two traces
giving the device an effective fanout of 1:36. Low
output-to-output skews make the CY29940-1 an ideal clock
distribution buffer for nested clock trees in the most
demanding of synchronous systems.
Block Diagram
Pin Configuration
PECL_CLK
PECL_CLK#
0
1
TCLK
TCLK_SEL
VDDC
18
Q0-Q17
VDD
CY29940-1
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
Q
Q
Q
V
Q
Q
Q
V
24
23
22
21
20
19
18
17
Q6
Q7
Q8
VDD
Q9
Q10
Q11
VSS
25
26
27
28
29
30
31
32
Q
Q
Q
V
Q
Q
Q
V
VSS
VSS
TCLK
TCLK_SEL
PECL_CLK
PECL_CLK#
VDD
VDDC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY29976 | Clocks and Buffers |
| CY29977 | Clocks and Buffers |
| CY29FCT520ATDM | Pipeline Register |
| CY29FCT520ATLM | Pipeline Register |
| CY29FCT520BTDM | Pipeline Register |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY29940AC | 制造商:Cypress Semiconductor 功能描述:Clock Driver 2-IN LVCMOS/LVTTL 32-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:2.5V OR 3.3V, 200-MHZ, 1:18 CLOCK DISTRIBUTION BUFFER - Bulk |
| CY29940AC-1 | 制造商:Cypress Semiconductor 功能描述:Clock Driver 2-IN LVCMOS/LVTTL 32-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:2.5/3.3,200MHZ,1:18LVPECL/LVCMOS IN,LVCMOS OUT BUF - Bulk |
| CY29940AC-1T | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:2.5V or 3.3V, 200-MHz 1:18 Clock Distribution Buffer |
| CY29940ACT | 制造商:Cypress Semiconductor 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| CY29940AI | 功能描述:時鐘驅(qū)動器及分配 2.5V or 3.3V 200MHz IND RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。