- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379007 > CY28401OCT (CYPRESS SEMICONDUCTOR CORP) 100-MHz Differential Buffer for PCI Express and SATA PDF資料下載
參數(shù)資料
| 型號(hào)： | CY28401OCT |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 100-MHz Differential Buffer for PCI Express and SATA |
| 中文描述： | 28401 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48 |
| 封裝： | SSOP-48 |
| 文件頁(yè)數(shù)： | 6/14頁(yè) |
| 文件大?。?/td> | 235K |
| 代理商： | CY28401OCT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
CY28401
Document #: 38-07592 Rev. **
Page 6 of 14
PWRDWN# Clarification
[1]
The PWRDWN# pin is used to shut off all clocks cleanly and
instruct the device to evoke power savings mode. Additionally,
PWRDWN# should be asserted prior to shutting off the input
clock or power to ensure all clocks shut down in a glitch-free
manner. PWRDWN# is an asynchronous active low input. This
signal is synchronized internal to the device prior to powering
down the clock buffer. PWRDWN# is an asynchronous input
for powering up the system. When PWRDWN# is asserted
low, all clocks will be held high or three-stated (depending on
the state of the control register drive mode and OE bits) prior
to turning off the VCO. All clocks will start and stop without any
abnormal behavior and must meet all AC and DC parameters.
This means no glitches, frequency shifting or amplitude abnor-
malities among others.
PWRDWN#—Assertion
When PWRDWN# is sampled low by two consecutive rising
edges of DIFC, all DIFT outputs will be held high or
three-stated (depending on the state of the control register
drive mode and OE bits) on the next DIFC high to low
transition. When the SMBus power-down drive mode bit is
programmed to ‘0’, all clock outputs will be held with the DIFT
pin driven high at 2 x Iref and DIFC three-state. However, if the
control register PWRDWN# drive mode bit is programmed to
‘1’, then both DIFT and the DIFC are three-stated.
PWRDWN#—Deassertion
The power-up latency is less than 1 ms. This is the time from
the deassertion of the PWRDWN# pin or the ramping of the
power supply or the time from valid SRC_IN input clocks until
the time that stable clocks are output from the buffer chip (PLL
locked). IF the control register PWRDWN# three-state bit is
programmed to ‘1’, all differential outputs must be driven high
in less than 300
μ
S of PWRDWN# deassertion to a voltage
greater than 200 mV.
Notes:
1. Disabling of the SRCT_IN input clock prior to assertion of PWRDWN# is an undefined mode and not recommended. Operation in this mode may result in glitches
excessive frequency shifting.
2. The total power up latency from power on to all outputs active is less than 1ms (assuming a valid clock is present on SRC_IN input)
3. LOCk output is a latched signal that is reset with the assertion of PWRDWN# or when VDD<1.8V,
4. Special care must be taken to ensure that no abnormal clock behavior occurs after the assertion PLL LOCK (i.e overshoot undershoot is allowed).
5. If power is valid and PWRDWN# is deasserted but no input clocks are present on the SRC_IN input, DIF clocks will remain disabled. Only after valid input clocks
are detected, valid power, PWRDWN# deasserted with the PLL locked and stable are the DIF outputs enabled.
6. In the case where OE is asserted low, the output will always be three-stated regardless of SRC_STOP# drive mode register bit state.
PWRDWN#
DIFC
DIFT
Figure 1. PWRDWN# Assertion Diagram
Table 4. Buffer Power-up State Machine
State
0
1
2
[5]
3
[2,3,4]
Description
3.3V Buffer power off
After 3.3V supply is detected to rise above 1.8V - 2.0V, the buffer enters state 1 and initiates a 0.2-ms–0.3-ms delay
Buffer
waits for a valid clock on the SRC_IN input
and PWRDWN# deassertion
Once the PLL is locked to the SRC_IN input clock, the buffer enters state 3 and enables outputs for normal operation
DIFC
DIFT
Tstable
<1mS
PWRDWN#
Tdrive_Pwrdwn#
<300uS, >200mV
Figure 2. PWRDWN# Deassertion Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28405 | CK409-Compliant Clock Synthesizer |
| CY28405OXCT | CK409-Compliant Clock Synthesizer |
| CY28405OC | CK409-Compliant Clock Synthesizer |
| CY28405OCT | Circular Connector; No. of Contacts:6; Series:; Body Material:Aluminum; Connecting Termination:Solder; Connector Shell Size:10; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:10-6 |
| CY28405OXC | Circular Connector; MIL SPEC:MIL-C-26482, Series I, Crimp; Body Material:Aluminum; Series:PT06; No. of Contacts:3; Connector Shell Size:8; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28401OXC | 功能描述:時(shí)鐘緩沖器 100 MHz Diff Buffer PCIe & SATA 1in 4out RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY28401OXCT | 功能描述:時(shí)鐘緩沖器 100 MHz Diff Buffer PCIe & SATA 1in 4out RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| CY28404 | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:CK409-Compliant Clock Synthesizer |
| CY28404OC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CK409-COMPLIANT CLOCK SYNTHESIZER |
| CY28404OCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CK409-COMPLIANT CLOCK SYNTHESIZER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。