- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379007 > CY28347OC (CYPRESS SEMICONDUCTOR CORP) Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems PDF資料下載
參數(shù)資料
| 型號(hào)： | CY28347OC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| 中文描述： | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | SSOP-56 |
| 文件頁數(shù)： | 7/22頁 |
| 文件大?。?/td> | 188K |
| 代理商： | CY28347OC |
CY28347
Document #: 38-07352 Rev. *C
Page 7 of 22
Table 8. Dial-A-Ratio
AGP(0:2)
DARAG (1:0)
00
01
10
11
CU/AGP Ratio
Frequency Selection Default
2/1
2.5/1
3/1
Byte 5: DDR Clock Register
Bit
7
6
@Pup
0
1
Pin#
45
46
Name
Description
BUF_IN threshold voltage DDR Mode, BUF_IN threshold setting. 0 = 1.15V, 1 = 1.05V.
FBOUT
1 = output enabled (running). 0 = output disabled asynchronously in
a LOW state.
DDRT/C5
1 = output enabled (running). 0 = output disabled asynchronously in
a LOW state.
DDRT/C4
1 = output enabled (running). 0 = output disabled asynchronously in
a LOW state.
DDRT/C3
1 = output enabled (running). 0 = output disabled asynchronously in
a LOW state.
DDRT/C2
1 = output enabled (running). 0 = output disabled asynchronously in
a LOW state.
DDRT/C1
1 = output enabled (running). 0 = output disabled asynchronously in
a LOW state.
DDRT/C0
1 = output enabled (running). 0 = output disabled asynchronously in
a LOW state.
5
1
29,30
4
1
31,32
3
1
35,36
2
1
37,38
1
1
41,42
0
1
43,44
Byte 6: Reserve Register
Bit
7
6
5
4
3
2
1
0
@Pup
1
0
0
0
0
0
0
0
Description
Reserved.
Reserved.
Reserved.
Reserved.
Reserved.
Reserved.
Reserved.
Reserved.
Byte 7: Dial-a-Frequency Control Register N
Bit
7
6
5
4
3
2
1
0
@Pup
0
0
0
0
0
0
0
0
Name
Description
Reserved
N6, MSB
N5
N4
N3
N2
N1
N0, LSB
Reserved for device function test.
These bits are for programming the PLL
’
s internal N register. This
access allows the user to modify the CPU frequency at very high
resolution (accuracy). All other synchronous clocks (clocks that
are generated from the same PLL, such as PCI) remain at their
existing ratios relative to the CPU clock.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28347OCT | Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| CY28349B | FTG for Intel Pentium 4 CPU and Chipsets |
| CY28349BOC | FTG for Intel Pentium 4 CPU and Chipsets |
| CY28349BOCT | FTG for Intel Pentium 4 CPU and Chipsets |
| CY28378 | FTG for Pentium 4 and Intel 845 Series Chipset |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28347OCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| CY28347ZC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY28347ZCT | 制造商:Rochester Electronics LLC 功能描述:FTG FOR VIA P4 CHIPSET - Tape and Reel |
| CY28349 | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:FTG for Intel㈢ Pentium㈢ 4 CPU and Chipsets |
| CY28349B | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:FTG for Intel㈢ Pentium㈢ 4 CPU and Chipsets |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。