- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379007 > CY28347OC (CYPRESS SEMICONDUCTOR CORP) Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems PDF資料下載
參數(shù)資料
| 型號(hào)： | CY28347OC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| 中文描述： | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | SSOP-56 |
| 文件頁數(shù)： | 17/22頁 |
| 文件大?。?/td> | 188K |
| 代理商： | CY28347OC |
CY28347
Document #: 38-07352 Rev. *C
Page 17 of 22
PCI_STP# Assertion
The PCI_STP# signal is an active LOW input used for
synchronous stopping and starting the PCI outputs while the
rest of the clock generator continues to function. The setup
time for capturing PCI_STP# going LOW is 10 ns (t
setup
). The
PCI_F clock will not be affected by this pin.
PCI_STP#- Deassertion
The deassertion of the PCI_STP# signal will cause all PCI
clocks to resume running in a synchronous manner within one
PCI clock period after PCI_STP# transitions to a HIGH level.
Power Management Functions
All clocks can be individually enabled or stopped via the 2-wire
control interface. All clocks maintain valid HIGH period on
transitions from running to stop and on transitions from
stopped to running when the chip was not powered OFF.
Power Down Assertion (P4 Mode)
When PD# is sampled LOW by two consecutive rising edges
of CPUC clock then all clocks must be held LOW on their next
HIGH to LOW transition. CPUT clocks must be held with a
value of 2 x Iref,
PCI_STP#
PCI_F
PCI(1:6)
setup
t
Figure 11. PCI_STP# Assertion Waveform
PCI_STP#
PCI_F
PCI(1:6)
setup
t
Figure 12. PCI_STP# Deassertion Waveform
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28347OCT | Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| CY28349B | FTG for Intel Pentium 4 CPU and Chipsets |
| CY28349BOC | FTG for Intel Pentium 4 CPU and Chipsets |
| CY28349BOCT | FTG for Intel Pentium 4 CPU and Chipsets |
| CY28378 | FTG for Pentium 4 and Intel 845 Series Chipset |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28347OCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| CY28347ZC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY28347ZCT | 制造商:Rochester Electronics LLC 功能描述:FTG FOR VIA P4 CHIPSET - Tape and Reel |
| CY28349 | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:FTG for Intel㈢ Pentium㈢ 4 CPU and Chipsets |
| CY28349B | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:FTG for Intel㈢ Pentium㈢ 4 CPU and Chipsets |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。