- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379006 > CY28339ZCXT (CYPRESS SEMICONDUCTOR CORP) Intel CK408 Mobile Clock Synthesizer PDF資料下載
參數(shù)資料
| 型號： | CY28339ZCXT |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | Intel CK408 Mobile Clock Synthesizer |
| 中文描述： | 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | 0.240 INCH, LEAD FREE, TSSOP2-48 |
| 文件頁數(shù)： | 8/18頁 |
| 文件大小： | 224K |
| 代理商： | CY28339ZCXT |
CY28339
Document #: 38-07507 Rev. *A
Page 8 of 18
PD# Deassertion
The power-up latency between PD# rising to a valid logic ‘1’
level and the starting of all clocks is less than 3.0 ms.
CPU_STOP# Clarification
The CPU_STOP# signal is an active LOW input used to
synchronously stop and start the CPU output clocks while the
rest of the clock generator continues to function.
CPU_STOP# Assertion
When CPU_STOP# pin is asserted, all CPUT/C outputs that
are set with the SMBus configuration to be stoppable via
assertion of CPU_STOP# will be stopped after being sampled
by two falling CPUT/C clock edges. The final state of the
stopped CPU signals is CPUT = HIGH and CPU0C = LOW.
There is no change to the output drive current values during
the stopped state. The CPUT is driven HIGH with a current
value equal to (Mult 0 “select”) × (Iref), and the CPUC signal
will not be driven. Due to external pull-down circuitry CPUC will
be LOW during this stopped state.
CPU 133MHz
3V66
CPU# 133MHz
REF 14.318MHz
USB 48MHz
PCIF / APIC
33MHz
PCI 33MHz
66In
66Buff
PWRDWN#
66Buff1 / GMCH
400uS max
<1.8mS
30uS min
Figure 4. Power-down Deassertion Timing Waveforms – Buffered Mode
CPU_STP#
CPUT
CPUC
CPUT
CPUC
Figure 5. CPU_STOP# Assertion Waveform
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28339ZXC | Intel CK408 Mobile Clock Synthesizer |
| CY28339ZC | Intel CK408 Mobile Clock Synthesizer |
| CY28339ZCT | Intel CK408 Mobile Clock Synthesizer |
| CY28339 | Intel CK408 Mobile Clock Synthesizer |
| CY28341 | CONN PLUG HOUSING SIZE 9 UPPER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28339ZXC | 功能描述:IC CLOCK SYNTHESIZER 48-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| CY28339ZXCT | 功能描述:IC CLOCK SYNTHESIZER 48-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| CY28341 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Single-Chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| CY28341-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Clock Chip for VIA P4M/KT/KM400 DDR Systems |
| CY28341-2_05 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Clock Chip for VIA⑩P4M/KT/KM400 DDR Systems |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。