
– 1 –
CXL5514M/P
E94903-ST
CMOS-CCD 1H Delay Line for PAL
Description
The CXL5514M/P are CMOS-CCD delay line ICs
designed for processing video signals. This ICs
provide a 1H delay time for PAL signals including
the external lowpass filter.
Features
Single 5V power supply
Low power consumption
Built-in peripheral circuit
Built-in tripling PLL circuit
Sync tip clamp mode
Absolute Maximum Ratings
(Ta = 25°C)
Supply voltage
Operating temperature Topr
Storage temperature
Allowable power dissipation
V
DD
+6
V
–10 to +60
–55 to +150
°C
°C
Tstg
P
D
CXL5514M
CXL5514P
350
480
mW
mW
Recommended Operating Range
(Ta = 25°C)
V
DD
5V ± 5%
Recommended Clock Conditions
(Ta = 25°C)
Input clock amplitude
V
CLK
0.2 to 1.0Vp-p (0.4Vp-p Typ.
)
Clock frequency
f
CLK
Input clock waveform
Sine wave
4.433619MHz
Block Diagram and Pin Configuration
(Top View)
Input Signal Amplitude
V
SIG
500mVp-p (Typ.), 575mVp-p (Max.)
(at internal clamp condition)
Functions
848-bit CCD register
Clock driver
Auto-bias circuit
Sync tip clamp circuit
Sample and hold circuit
Tripling PLL circuit
Inverted output
Structure
CMOS-CCD
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
Auto-bias circuit
CCD
(848 bit)
Output circuit
(S/H 1 bit)
Clamp circuit
PLL
Timing circuit
Clock driver
Bias circuit A
Bias circuit B
5
6
7
8
V
DD
VCO OUT
VCO IN
CLK
2
3
4
1
IN
AB
OUT
V
SS
CXL5514M
8 pin SOP (Plastic)
CXL5514P
8 pin DIP (Plastic)