- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378989 > CXL5504M (Sony Corporation) CMOS-CCD 1H Delay Line for NTSC PDF資料下載
參數(shù)資料
| 型號： | CXL5504M |
| 廠商： | Sony Corporation |
| 英文描述： | CMOS-CCD 1H Delay Line for NTSC |
| 中文描述： | CMOS與CCD延遲線上半年對NTSC |
| 文件頁數(shù)： | 1/11頁 |
| 文件大?。?/td> | 135K |
| 代理商： | CXL5504M |
CMOS-CCD 1H Delay Line for NTSC
For the availability of this product, please contact the sales office.
Description
The CXL5504M/P are CMOS-CCD delay line ICs
that provide 1H delay time for NTSC signals including
the external low-pass filter.
Features
Single power supply (5V)
Low power consumption 90mW (Typ.)
Built-in peripheral circuits
Clamp level of I/O signal can be selected
Functions
905-bit CCD register
Clock driver
Autobias circuit
Input clamp circuit
Sample and hold circuit
Structure
CMOS-CCD
Absolute Maximum Ratings
(Ta = 25°C)
Supply voltage
Operating temperature Topr
Storage temperature
Allowable power dissipation
V
DD
6
V
–10 to +60
–55 to +150
°C
°C
Tstg
P
D
CXL5504M
CXL5504P
350
480
mW
mW
Recommended Operating Condition
(Ta = 25°C)
Supply voltage
V
DD
5 ± 5%
V
Recommended Clock Conditions
(Ta = 25°C)
Input clock amplitude
V
CLK
0.4 to 1.0
(0.5Vp-p typ.)
14.318182
Sine wave
Vp-p
Clock frequency
Input clock waveform
f
CLK
MHz
Input Signal Amplitude
V
SIG
500mVp-p (Typ.), 572mVp-p (Max.)
(at internal clamp condition)
– 1 –
E89931C79-PS
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
CXL5504M/P
CXL5504M
8 pin SOP (Plastic)
CXL5504P
8 pin DIP (Plastic)
Blook Diagram and Pin Configration
(Top View)
Output circuit
(S/H 1bit)
C
1
I
2
3
4
5
7
8
Autobias circuit
Timing circuit
Bias circuit
CCD
(905bit)
Clock driver
Bias circuit (A)
Bias circuit (B)
I/O control
Clamp circuit
6
I
V
D
A
V
S
O
I
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXL5504P | CMOS-CCD 1H Delay Line for NTSC |
| CXM3000GA | GSM IC(GSM900/1800 Dual Band,RF Front End,PLL Module)(GSM制式芯片（GSM900/1800雙波段+RF前端+鎖相環(huán)模塊）) |
| CXN1010 | Bluetooth Module |
| CXN1010-2BAL | Bluetooth Module |
| CXN1010-2DAL | Bluetooth Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXL5504M/P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Delay Line Circuit |
| CXL5504P | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CMOS-CCD 1H Delay Line for NTSC |
| CXL5505M | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CMOS-CCD 1H Delay Line for PAL |
| CXL5505M/P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS-CCD 1H Delay Line for PAL |
| CXL5505P | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CMOS-CCD 1H Delay Line for PAL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。