- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378985 > CXD3059AR (Sony Corporation) CD Digital Signal Processor with Built-in RF Amplifier and Digital Servo + Digital High & Bass Boost PDF資料下載
參數(shù)資料
| 型號(hào)： | CXD3059AR |
| 廠商： | Sony Corporation |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | CD Digital Signal Processor with Built-in RF Amplifier and Digital Servo + Digital High & Bass Boost |
| 中文描述： | CD數(shù)字信號(hào)處理器具有內(nèi)置的RF放大器和數(shù)字伺服數(shù)字高 |
| 文件頁數(shù)： | 7/27頁 |
| 文件大?。?/td> | 337K |
| 代理商： | CXD3059AR |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
– 7 –
CXD3059AR
Pin
No.
Symbol
I/O
Description
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
CLOK
V
DD
SENS
SCLK
ATSK
WFCK
XUGF
XPCK
GFS
C2PO
SCOR
V
DD
C4M
WDCK
COUT
NC
I
—
O
I
I/O
O
O
O
O
O
O
—
O
O
I/O
—
Serial data transfer clock input from CPU.
Internal digital power supply.
SENS output to CPU.
SENS serial data readout clock input.
Anti-shock input/output.
WFCK output.
XUGF output.
Output MNT0, RFCK, SOUT by command switch.
XPCK output.
Output MNT1, SOCK by command switch.
GFS output.
Output MNT2, XROF, XOLT by command switch.
C2PO output.
Output MNT3, GTOP by command switch.
High output when the subcode sync, S0 or S1, is detected.
Internal digital power supply.
4.2336MHz output.
1/4 frequency-division output of the V16M in CAV-W mode and
variable pitch mode.
Word clock output. f = 2Fs.
GRSCOR output by command switch.
Track number count signal input/output.
Power
supply
—
1, 0
1, 0
1, 0
1, 0
1, 0
1, 0
1, 0
1, 0
—
1, 0
1, 0
1, 0
—
Digital
I/O = 3.3V
Internal =
2.5V
Notes)
PCMD is a MSB first, two's complement output.
GTOP is used to monitor the frame sync protection status. (High: sync protection window released.)
XUGF is the frame sync obtained from the EFM signal, and is negative pulse. It is the signal before sync
protection.
XPCK is the inverse of the EFM PLL clock. The PLL is designed so that the falling edge and the EFM
signal transition point coincide.
The GFS signal goes high when the frame sync and the insertion protection timing match.
RFCK is derived from the crystal accuracy, and has a cycle of 136μs.
C2PO represents the data error status.
XROF is generated when the 32K RAM exceeds the ±28 frame jitter margin.
C4M is a 4.2336MHz output that changes in CAV-W mode and variable pitch mode.
FSTO is the 2/3 frequency-division output of the XTAI pin.
SOUT is the serial data output inside the servo block.
SOCK is the serial data readout clock output inside the servo block.
XOLT is the serial data latch output inside the servo block.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD3068Q | CD Digital Signal Processor with Built-in Digital Servo(CD數(shù)字信號(hào)處理器（內(nèi)置數(shù)字伺服系統(tǒng)）) |
| CXD3152AR | Signal Processor LSI for Single-chip CCD B/W Camera |
| CXD3400 | 6-channel CCD Vertical Clock Driver |
| CXD3400N | Silver Mica Capacitor; Capacitance:30000pF; Capacitance Tolerance: 2%; Series:CD42; Voltage Rating:500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:27mm; Leaded Process Compatible:No RoHS Compliant: No |
| CXD3410 | Timing Generator and Signal Processor for Frame Readout CCD Image Sensor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD3068Q | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CD Digital Signal Processor with Built-in Digital Servo |
| CXD3141 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ccd-cmosIC資料 |
| CXD3142R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Signal Processor LSI for Single-Chip CCD Color Camera |
| CXD3152AR | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Signal Processor LSI for Single-chip CCD B/W Camera |
| CXD3152R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Signal Processor LSI for Single-chip CCD B/W Camera |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。