- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378938 > CS61577-IP1 (CIRRUS LOGIC INC) T1/E1 LINE INTERFACE PDF資料下載
參數(shù)資料
| 型號(hào)： | CS61577-IP1 |
| 廠商： | CIRRUS LOGIC INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | T1/E1 LINE INTERFACE |
| 中文描述： | DATACOM, PCM TRANSCEIVER, PDIP28 |
| 封裝： | PLASTIC, DIP-28 |
| 文件頁數(shù)： | 21/44頁 |
| 文件大?。?/td> | 632K |
| 代理商： | CS61577-IP1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Power Supplies
RGND - Ground, Pin 22.
Power supply ground for all subcircuits except the transmit driver; typically 0 Volts.
RV+ - Power Supply, Pin 21.
Power supply for all subcircuits except the transmit driver; typically +5 Volts.
TGND - Ground, Transmit Driver, Pin 14.
Power supply ground for the transmit driver; typically 0 Volts.
TV+ - Power Supply, Transmit Driver, Pin 15.
Power supply for the transmit driver; typically +5 Volts. TV+ must not exceed RV+ by more than
0.3 V.
Oscillator
XTALIN, XTALOUT - Crystal Connections, Pins 9 and 10.
A 6.176 MHz (or 8.192 MHz) crystal should be connected across these pins. If a 1.544 MHz (or
2.048 MHz) clock is provided on ACLKI (pin 1), the jitter attenuator may be disabled by tying
XTALIN, Pin 9 to RV+ through a 1 k
resistor, and floating XTALOUT, Pin 10.
Overdriving the oscillator with an external clock is not supported.
Control
ACLKI - Alternate External Clock Input, Pin 1.
A 1.544 MHz (or 2.048 MHz) clock may be input to ACLKI, or this pin must be tied to ground.
During LOS, the ACLKI input signal, if present, is output on RCLK through the jitter attenuator.
CLKE - Clock Edge, Pin 28. (Host Mode)
Setting CLKE to logic 1 causes RPOS and RNEG to be valid on the falling edge of RCLK, and
SDO to be valid on the rising edge of SCLK. Conversely, setting CLKE to logic 0 causes RPOS
and RNEG to be valid on the rising edge of RCLK, and SDO to be valid on the falling edge of
SCLK.
CS - Chip Select, Pin 26. (Host Mode)
This pin must transition from high to low to read or write the serial port.
INT - Receive Alarm Interrupt, Pin 23. (Host Mode)
Goes low when LOS or DPM change state to flag the host processor. INT is cleared by writing
"clear LOS" or "clear DPM" to the register. INT is an open drain output and should be tied to the
power supply through a resistor.
CS61577
DS155PP2
21
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS61577-IL1 | T1/E1 LINE INTERFACE |
| CS61577 | T1/E1 Line Interface(T1/E1線接口) |
| CS8 | Phase Control Thyristors |
| CS8-08IO2 | Phase Control Thyristors |
| CS8-12IO2 | Phase Control Thyristors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS6157AT | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| CS6158 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| CS61581 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:T1/E1 Universal Line Interface |
| CS61581-IL | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:T1/E1 Universal Line Interface |
| CS61581ILZ | 制造商:CIRRUS 功能描述:Pb Free |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。