- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10955 > CS4202-JQZ (Cirrus Logic Inc)IC AC 97 W/HEADPHONE AMP 48TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | CS4202-JQZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁(yè)數(shù)： | 52/66頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC AC 97 W/HEADPHONE AMP 48TQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 類型： | 音頻編解碼器 '97 |
| 數(shù)據(jù)接口： | 串行 |
| 分辨率（位）： | 18，20 b |
| ADC / DAC 數(shù)量： | 1 / 1 |
| 三角積分調(diào)變： | 是 |
| 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： | 90 / 90 |
| 電壓 - 電源，模擬： | 4.75 V ~ 5.25 V |
| 電壓 - 電源，數(shù)字： | 4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-TQFP（9x9） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 754 (CN2011-ZH PDF) |
| 其它名稱： | 598-1181 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)當(dāng)前第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)
Micrel, Inc.
MIC3001
August 2004
56
M9999-082404-A
hbwhelp@micrel.com or (408) 955-1690
Data Ready Flags (DATARDY)
D[7]
TRDY
read/write
D[6]
VRDY
read/write
D[5]
IRDY
read/write
D[4]
TXRDY
read/write
D[3]
RXDY
read/write
D[2]
reserved
D[1]
reserved
D[0]
reserved
Default Value
0000 0000b = 00h
Serial Address
A2h = 1010001b
Byte Address
254 = FEh
When the A/D conversion for a given parameter is completed and the results available to the host, the corresponding data ready
flag will be set. The flag will be cleared when the host reads the corresponding result register.
Bit(s)
Function
Operation
D[7]
TRDY
Temperature data ready flag
0 = old data; 1 = new data ready
D[6]
VRDY
Voltage data ready flag
0 = old data; 1 = new data ready
D[5]
IRDY
Bias current data ready flag
0 = old data; 1 = new data ready
D[4]
TXRDY
Transmit power data ready flag
0 = old data; 1 = new data ready
D[3]
RXRDY
Receive power data ready flag
0 = old data; 1 = new data ready
D[2:0]
Reserved
USER Control Register (USRCTL)
D[7]
read/write
D[6]
PORM
read/write
D[5]
PORS
read/write
D[4]
IE
read/write
D[3]
APCSEL
read/write
D[2]
read/write
D[1]
read/write
D[0]
read/write
Default Value
0010 0000b = 20h
Serial Address
A2h = 1010001b
Byte Address
255 = FFh
This register provides for control of the nominal APC setpoint and management of interrupts by the end-user. APCSEL[1:0]
select which of the APC setpoint registers, APCSET0, APCSET1, or APCSET2 are used as the nominal automatic power
control setpoint.
IE must be set for any interrupts to occur. If PORM is set, the power-on event will generate an interrupt and warm resets using
RST will not generate a POR interrupt. When a power-on interrupt occurs, assuming PORM=1, PORS will be set. PORS will be
cleared and the interrupt output de-asserted when USRCTL is read by the host. If IE is set while /INT is asserted, /INT will be
de-asserted. The host must still clear the various status flags by reading them. If PORM is set following the setting of PORS,
PORS will remain set, and /INT will not be de-asserted, until USRCTL is read by the host.
PORM, IE, and APCSEL are non-volatile and will be maintained through power and reset cycles. A valid USER password is
required for access to this register.
Bit
Function
Operation
D[7]
Reserved
Always write as zero; reads undefined.
D[6]
PORM
Power-on interrupt mask
1 = POR interrupts enabled; 0 = disabled; read/write;
non-volatile.
D[5]
PORS
Power-on interrupt flag
1 = POR interrupt occurred; 0 = no POR interrupt;
read-only.
D[4]
IE
Global interrupt enable
1 = enabled; 0 = disabled; read/write; non-volatile.
D[3]
APCSEL
Selects APC setpoint register
00 = APCSET0, 01 = APCSET1, 10 = APCSET2;
11 = reserved; read/write; non-volatile.
D[2:0]
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S9S12Q12J2VFAE1R | MCU 16BIT 48LQFP |
| FGG.1B.306.CLAD52Z | CONN PLUG 6POS STRGHT PIN SOLDER |
| CS4271-CZZ | IC CODEC AUD 24BIT 114DB 28TSSOP |
| MC9S12XEQ384CAL | MCU 16BIT 384K FLASH 112-LQFP |
| MCF51AC256BCLKE | MCU 32BIT 256K FLASH 80-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS4202-JQZ | 制造商:Cirrus Logic 功能描述:Audio CODEC IC |
| CS4202-JQZ | 制造商:Cirrus Logic 功能描述:IC AUDIO CODEC 2CH AC97 W/HA |
| CS4202-JQZR | 功能描述:接口—CODEC IC AC’97 w/Headphone Amplifier RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS420-3 | 制造商:Captive Fastener Corporation 功能描述: |
| CS4205 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:CrystalClear Audio Codec 97 with Portable Computing |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。