參數(shù)資料
型號: CS3157
廠商: Applied Micro Circuits Corp.
英文描述: GPON Transceiver With CDR
中文描述: 的GPON收發(fā)器的CDR
文件頁數(shù): 1/2頁
文件大?。?/td> 46K
代理商: CS3157
– At a G la nc e –
Product Brief
S3157
GPON Transceiver With CDR
Empowering Intelligent Optical Networks
1
PB2023_v1.00_08/25/05
Description
The S3157 GPON transceiver chip is a
fully integrated serialization/
deserialization GPON OC-48/24/12
transceiver interface device. The S3157
receives an OC-48/24/12 Non-Return to
Zero (NRZ) signal and recovers the
clock from the data. The chip performs
all necessary serial-to-parallel and
parallel-to-serial functions in
conformance with GPON transmission
standards. The device is suitable for
GPON-based applications. The figure
below shows a typical network
application.
On-chip clock synthesis is performed by
the high-frequency Phase-Locked Loop
(PLL) on the S3157 transceiver chip
allowing the use of a slower external
transmit clock reference. The chip can
be used with a 155.52 or 166.63 MHz
reference clock in support of existing
system clocking schemes.
The low jitter LVPECL interface is
compliant with the bit-error rate
requirements of the ITU-T standards.
The S3157 is packaged in a 196 PBGA,
offering designers a small package
outline.
Overview
The S3157 transceiver implements
GPON serialization/deserialization, and
transmission functions. This chip can be
used to implement the front end of
GPON equipment, which consists
primarily of the serial transmit interface
and the serial receive interface. The chip
handles all the functions of these two
elements, including parallel-to-serial and
serial-to-parallel conversion, clock
generation, and system timing. The
S3157 is divided into a transmitter
section and a receiver section. The
sequence of operations is as follows:
Transmitter Operations:
1.
2.
3.
16-bit parallel input
Parallel-to-serial conversion
Serial output
Receiver Operations:
1.
Clock and data recovery from serial
input
Serial-to-parallel conversion
16-bit parallel output
2.
3.
Due to the asynchronous nature of the
GPON, the FPGA that connects to the
S3157 has to accommodate for the 1/2
upstream data rate.
Features
650 mW typical power
Integrated clock data recovery
On-chip high-frequency PLL
for clock generation and clock
recovery
Supports OC-48/24/12 rates
Reference frequency of 155.52
to 166.63 MHz
RX and TX reference selectable
Interface to LVCMOS/LVTTL
logic
Internal input termination
option built-in
16-bit differential LVPECL/
LVDS data path or single-
ended LVPECL option
196 PBGA package
Diagnostic and line loopback
mode
Support serial loop timing
mode
Lock detect
Signal detect input with polarity
select
Low Jitter LVPECL/LVDS inter-
face
Internal FIFO to decouple
transmit clocks
Continued on next page...
Figure 1. System Block Diagram
TX:
Rate
Adaptation
FPGA
RX: 2.5 G,
1.25 G or
622 Mbps
FPGA
16
AMCC
S3157
16
AMCC
S3157
OLT
16
AMCC
S2060
Optical
Mux
PON
Splitter
E/O
O/E
CATV
1.25 Gbps
622 Mbps
155 Mbps
2.5 Gbps
1.25 Gbps
622 Mbps
16
ONU
相關(guān)PDF資料
PDF描述
CS3160 2.5 Gbps Wide Bandwidth Transimpedance Amplifier
CS3165 SONET/SDH/FEC/FC/GE/HDTV/DTV/D1/ESCON Multirate 16-bit Transceiver
CS3170 2.5 Gbps Transimpedance Amplifier
CS3394 SONET/SDH/FEC OC-192 Receiver with EDC Technology
CS3455 SONET/SDH/ATM OC-48 4-Bit Transceiver with CDR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS315A 制造商:Cooper Wiring Devices 功能描述:
CS315AL 制造商:Hubbell Wiring Device-Kellems 功能描述:SWITCH, SPEC, 3W, 15A 120/277V, AL
CS315BK 制造商:Hubbell Wiring Device-Kellems 功能描述:SWITCH, SPEC, 3W, 15A 120/277V, BK
CS315GY 制造商:Hubbell Wiring Device-Kellems 功能描述:SWITCH, TOGGLE, 3P3T, 15A, 277V; Contact Configuration:SPST; Switch Operation:On-On-On; Contact Voltage AC Nom:277V; Contact Current Max:15A; Switch Terminals:Screw; Actuator Style:Toggle; Body Material:Thermoset Plastic; Color:Gray ;RoHS Compliant: Yes 制造商:Hubbell Wiring Device-Kellems 功能描述:Switch Toggle 3P Toggle Screw 20A 277VAC 277VDC Panel Mount with Frame
CS315GYCN 制造商:Hubbell Premise Wiring 功能描述: