- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4077 > CP80C88Z (Intersil)IC PWM CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | CP80C88Z |
| 廠商： | Intersil |
| 文件頁數(shù)： | 37/38頁 |
| 文件大小： | 0K |
| 描述： | IC PWM CONTROLLER |
| 標準包裝： | 99 |
| 處理器類型： | 80C88 8/16-位 |
| 速度： | 5MHz |
| 電壓： | 4.5 ~ 5.5V |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 40-DIP（0.600"，15.24mm） |
| 供應商設備封裝： | 40-DIP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁
8
FN2949.4
February 22, 2008
.
All memory references are made relative to base addresses
contained in high speed segment registers. The segment
types were chosen based on the addressing needs of
programs. The segment register to be selected is
automatically chosen according to specific rules as shown in
Table1. All information in one segment type share the same
logical attributes (e.g., code or data). By structuring memory
into relocatable areas of similar characteristics and by
automatically selecting segment registers, programs are
shorter, faster, and more structured.
Word (16-bit) operands can be located on even or odd
address boundaries. For address and data operands, the
least significant byte of the word is stored in the lower valued
address location and the most significant byte in the next
higher address location.
The BIU will automatically execute two fetch or write cycles
for 16-bit operands.
Certain locations in memory are reserved for specific CPU
operations. (See Figure 2). Locations from addresses
FFFF0H through FFFFFH are reserved for operations
including a jump to initial system initialization routine.
Following RESET, the CPU will always begin execution at
location FFFF0H where the jump must be located. Locations
00000H through 003FFH are reserved for interrupt
operations. Each of the 256 possible interrupt service
routines is accessed through its own pair of 16-bit pointers -
segment address pointer and offset address pointer. The
first pointer, used as the offset address, is loaded into the IP,
and the second pointer, which designates the base address,
is loaded into the CS. At this point program control is
transferred to the interrupt routine. The pointer elements are
assumed to have been stored at their respective places in
reserved memory prior to the occurrence of interrupts.
Minimum and Maximum Modes
The requirements for supporting minimum and maximum
80C88 systems are sufficiently different that they cannot be
done efficiently with 40 uniquely defined pins. Consequently,
the 80C88 is equipped with a strap pin (MN/MX) which
defines the system configuration. The definition of a certain
subset of the pins changes, dependent on the condition of
the strap pin. When the MN/MX pin is strapped to GND, the
80C88 defines pins 24 through 31 and 34 in maximum
mode. When the MN/MX pins is strapped to VCC, the 80C88
generates bus control signals itself on pins 24 through 31
and 34.
The minimum mode 80C88 can be used with either a
muliplexed or demultiplexed bus. This architecture provides
the 80C88 processing power in a highly integrated form.
The demultiplexed mode requires one latch (for 64k address
ability) or two latches (for a full megabyte of addressing). An
82C86 or 82C87 transceiver can also be used if data bus
buffering is required. (See Figure 3). The 80C88 provides
DEN and DT/R to control the transceiver, and ALE to latch
the addresses. This configuration of the minimum mode
provides the standard demultiplexed bus structure with
heavy bus buffering and relaxed bus timing requirements.
The maximum mode employs the 82C88 bus controller (See
Figure 4). The 82C88 decode status lines S0, S1 and S2,
and provides the system with all bus control signals. Moving
the bus control to the 82C88 provides better source and sink
current capability to the control lines, and frees the 80C88
pins for extended large system features. Hardware lock,
queue status, and two request/grant interfaces are provided
by the 80C88 in maximum mode. These features allow
coprocessors in local bus and remote bus configurations.
TABLE 1.
MEMORY
REFERENCE
NEED
SEGMENT
REGISTER
USED
SEGMENT
SELECTION RULE
Instructions
CODE (CS)
Automatic with all instruction
prefetch.
Stack
STACK (SS)
All stack pushes and pops.
Memory references relative to
BP base register except data
references.
Local Data
DATA (DS)
Data references when: relative
to stack, destination of string
operation, or explicitly
overridden.
External Data
(Global)
EXTRA (ES)
Destination of string
operations: Explicitly selected
using a segment override.
SEGMENT
REGISTER FILE
CS
SS
DS
ES
64K-BIT
+ OFFSET
FFFFFH
CODE SEGMENT
XXXXOH
STACK SEGMENT
DATA SEGMENT
EXTRA SEGMENT
00000H
FIGURE 1. MEMORY ORGANIZATION
MSB
BYTE
LSB
70
WORD
80C88
相關PDF資料 |
PDF描述 |
|---|---|
| CP80C88-2Z | IC PWM CONTROLLER |
| AYF331335 | CONN FPC 13POS .3MM SMD |
| MPC8314ECVRAFDA | MPU POWERQUICC II PRO 620-PBGA |
| MPC8313ZQAFFB | MPU POWERQUICC II PRO 516-PBGA |
| MPC8313CZQADDB | MPU POWERQUICC II PRO 516-PBGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CP80S53 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller Series CP80S53A可替代PIC12C508/509 |
| CP80S53A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller Series CP80S53A可替代PIC12C508/509 |
| CP80S54 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller Series |
| CP80S54E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller Series |
| CP80S56 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EPROM/ROM-Based 8-Bit Microcontroller Series |
發(fā)布緊急采購，3分鐘左右您將得到回復。