
CLRC632_35
NXP B.V. 2009. All rights reserved.
Product data sheet
PUBLIC
Rev. 3.5 — 10 November 2009
073935
101 of 126
NXP Semiconductors
CLRC632
Multiple protocol contactless reader IC (MIFARE/I-CODE1)
Pin RSTPD has Schmitt trigger CMOS characteristics. In addition, it is internally ltered by
a RC low-pass lter which causes a propagation delay on the reset signal.
The analog input pin RX has the input capacitance and input voltage range shown in
13.3.2 Digital output pin characteristics
Pins D0 to D7, MFOUT and IRQ have CMOS output characteristics and behave as
Remark: Pin IRQ can be congured as open collector which causes the VOH values to be
no longer applicable.
13.3.3 Antenna driver output pin characteristics
The source conductance of the antenna driver pins TX1 and TX2 for driving the
HIGH-level can be congured using the CwConductance register’s GsCfgCW[5:0] bits,
while their source conductance for driving the LOW-level is constant.
The antenna driver default conguration output characteristics are specied in
Table 167.Table 164. RSTPD input pin characteristics
Symbol Parameter
Conditions
Min
Typ Max
Unit
ILI
input leakage current
1.0
-
+1.0
A
Vth
threshold voltage
positive-going threshold;
CMOS = VDDD < 3.6 V
0.65VDDD -
0.75VDDD V
negative-going threshold;
CMOS = VDDD < 3.6 V
0.25VDDD -
0.4VDDD
V
tPD
propagation delay
-
20
s
Table 165. RX input capacitance and input voltage range
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Ci
input capacitance
-
15
pF
Vi(dyn)
dynamic input voltage
VDDA = 5 V; Tamb = 25 °C
1.1
-
4.4
V
Table 166. Digital output pin characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VOH
HIGH-level output
voltage
VDDD = 5 V; IOH = 1 mA
2.4
4.9
-
V
VDDD = 5 V; IOH = 10 mA
2.4
4.2
-
V
VOL
LOW-level output
voltage
VDDD = 5 V; IOL = 1 mA
-
25
400
mV
VDDD = 5 V; IOL = 10 mA
-
250
400
mV
IO
output current
source or sink; VDDD = 5 V
--10
mA