參數(shù)資料
型號: CAT93C56VP2I
元件分類: PROM
英文描述: 128 X 16 MICROWIRE BUS SERIAL EEPROM, DSO8
封裝: 2 X 3 MM, GREEN, MO-229, TDFN-8
文件頁數(shù): 16/18頁
文件大小: 390K
代理商: CAT93C56VP2I
CAT93C56, CAT93C57
Catalyst Semiconductor, Inc.
7
Doc. No. MD-1088 Rev. P
Characteristics subject to change without notice
Read
Upon receiving a READ command and an address
(clocked into the DI pin), the DO pin of the
CAT93C56/57 will come out of the high impedance
state and, after sending an initial dummy zero bit, will
begin shifting out the data addressed (MSB first). The
output data bits will toggle on the rising edge of the
SK clock and are stable after the specified time delay
(tPD0 or tPD1).
For the CAT93C56/57, after the initial data word has
been shifted out and CS remains asserted with the SK
clock continuing to toggle, the device will auto-
matically increment to the next address and shift out
the next data word in a sequential READ mode. As
long as CS is continuously asserted and SK continues
to toggle, the device will keep incrementing to the next
address automatically until it reaches to the end of the
address space, then loops back to address 0. In the
sequential READ mode, only the initial data word is
preceeded by a dummy zero bit. All subsequent data
words will follow without a dummy zero bit. The READ
instruction timing is illustrated in Figure 2.
Erase/Write Enable and Disable
The CAT93C56/57 powers up in the write disable state.
Any writing after power-up or after an EWDS (erase/write
disable) instruction must first be preceded by the EWEN
(erase/write enable)
instruction.
Once
the write
instruction is enabled, it will remain enabled until power
to the device is removed, or the EWDS instruction is
sent. The EWDS instruction can be used to disable all
CAT93C56/57 write and erase instructions, and will
prevent any accidental writing or clearing of the device.
Data can be read normally from the device regardless of
the write enable/disable status. The EWEN and EWDS
instructions timing is shown in Figure 3.
Figure 2. READ Instruction Timing
Figure 3. EWEN/EWDS Instruction Timing
SK
CS
DI
DO
HIGH-Z
11
0
AN AN–1
A0
Dummy 0
D15 . . . D0
or
D7 . . . D0
Address + 1
D15 . . . D0
or
D7 . . . D0
Address + 2
D15 . . . D0
or
D7 . . . D0
Address + n
D15 . . .
or
D7 . . .
Don't Care
tPD0
CS
DI
STANDBY
10
0
*
* ENABLE = 11
DISABLE = 00
SK
相關(guān)PDF資料
PDF描述
CAT93C57WI-1.8-T3REVE 128 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8
CAT93C76SE-1.8TE13REVA 512 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8
CAT93C76ZD4I-1.8REVA 512 X 16 MICROWIRE BUS SERIAL EEPROM, DSO8
CB2V53IFREQ1 CRYSTAL OSCILLATOR, CLOCK, 1 MHz - 50 MHz, HCMOS/TTL OUTPUT
CB2V53CFREQ1 CRYSTAL OSCILLATOR, CLOCK, 1 MHz - 50 MHz, HCMOS/TTL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CAT93C56VP2I-GT2 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:2-Kb Microwire Serial CMOS EEPROM
CAT93C56VP2I-GT3 功能描述:電可擦除可編程只讀存儲器 2K-Bit Microwire RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8
CAT93C56VP2IT2 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:2-Kb Microwire Serial CMOS EEPROM
CAT93C56VP2I-T2 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:2-Kb Microwire Serial CMOS EEPROM
CAT93C56VP2IT3 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:2-Kb Microwire Serial CMOS EEPROM