參數(shù)資料
型號: CAT64LC20J-2.5
英文描述: 4-Mbit (128K x 32) Pipelined Sync SRAM
中文描述: SPI串行EEPROM
文件頁數(shù): 7/11頁
文件大?。?/td> 140K
代理商: CAT64LC20J-2.5
7
CAT64LC10/20/40
Doc. No. 1021, Rev. A
a 16-bit data field is also required following the 8-bit
address field.
The CAT64LC10/20/40 requires an active LOW
CS
in
order to be selected. Each instruction must be preceded
by a HIGH-to-LOW transition of
CS
before the input of
the 4-bit start sequence. Prior to the 4-bit start sequence
(1010), the device will ignore inputs of all other logical
sequence.
Figure 4. Write Instruction Timing
Figure 5. Ready/
BUSY
Status Instruction Timing
Read
Upon receiving a READ command and address (clocked
into the DI pin), the DO pin will output data one t
PD
after
the falling edge of the 16th clock (the last bit of the
address field). The READ operation is not affected by
the RESET input.
Write
After receiving a WRITE op code, address and data, the
device goes into the AUTO-Clear cycle and then the
* Please check instruction set table for address
SK
DI
CS
DO
RESET
1
0
1
0
0
1
0
0
ADDRESS*
D15
D0
RDY/
BUSY
SK
DI
CS
DO
RESET
WRITE INSTRUCTION
NEXT INSTRUCTION
HIGH
LOW
RDY/
BUSY
相關(guān)PDF資料
PDF描述
CAT64LC20JA 4-Mbit (128K x 36) Flow Through Sync SRAM
CAT64LC20JATE13 2-Mbit (64K x 36) Pipelined Sync SRAM
CAT64LC20JI 4-Mbit (128K x 36) Pipelined Sync SRAM
CAT64LC20JI-2.5 4-Mbit (128K x 36) Pipelined SRAM with NoBL™ Architecture
CAT64LC20SI-TE7 9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CAT64LC20JA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM
CAT64LC20JATE13 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:1K/2K/4K-Bit SPI Serial E2PROM
CAT64LC20JI 功能描述:電可擦除可編程只讀存儲器 (128x16) 2K RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8
CAT64LC20JI-2.5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM
CAT64LC20JITE13 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:1K/2K/4K-Bit SPI Serial E2PROM