- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9265 > CAT5171TBI-00GT3 (ON Semiconductor)IC POT DGTL 100K 256TAP SOT23-8 PDF資料下載
參數(shù)資料
| 型號： | CAT5171TBI-00GT3 |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 12/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC POT DGTL 100K 256TAP SOT23-8 |
| 標(biāo)準(zhǔn)包裝： | 3,000 |
| 接片： | 256 |
| 電阻（歐姆）： | 100k |
| 電路數(shù)： | 1 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 100 ppm/°C |
| 存儲器類型： | 易失 |
| 接口： | I²C（設(shè)備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-8 |
| 供應(yīng)商設(shè)備封裝： | SOT-23-8 |
| 包裝： | 帶卷 (TR) |
CAT5171
http://onsemi.com
9
I2C BUS PROTOCOL
The following defines the features of the I2C bus protocol:
1. Data transfer may be initiated only when the bus is
not busy.
2. During a data transfer, the data line must remain
stable whenever the clock line is high. Any
changes in the data line while the clock is high
will be interpreted as a START or STOP condition.
The device controlling the transfer is a master, typically a
processor or controller, and the device being controlled is the
slave. The master will always initiate data transfers and
provide the clock for both transmit and receive operations.
Therefore, the CAT5171 will be considered a slave device
in all applications.
START Condition
The START condition precedes all commands to the
device, and is defined as a high to low transition of SDA
when SCL is high. The CAT5171 monitors the SDA and
SCL lines and will not respond until this condition is met.
STOP Condition
A low to high transition of SDA when SCL is high
determines the STOP condition. All operations must end
with a STOP condition.
Device Addressing
The bus Master begins a transmission by sending a
START condition. The Master then sends the address of the
particular slave device it is requesting. The six most
significant bits of the 8-bit slave address are fixed as 010110
for the CAT5171. The next bit (AD0) is the device least
significant address bit and defines which device the Master
is accessing. Up to two devices may be individually
addressed by the system. Typically, +5 V (VDD) or ground
is hard-wired to the AD0 pin to establish the device’s
address.
After the Master sends a START condition and the slave
address byte, the CAT5171 monitors the bus and responds
with an acknowledge (on the SDA line) when its address
matches the transmitted slave address.
Acknowledge
After a successful data transfer, each receiving device is
required to generate an acknowledge. The Acknowledging
device pulls down the SDA line during the ninth clock cycle,
signaling that it received the 8 bits of data.
The CAT5171 responds with an acknowledge after
receiving a START condition and its slave address. If the
device has been selected along with a write operation, it
responds with an acknowledge after receiving each 8-bit
byte.
When the CAT5171 is in a READ mode it transmits 8 bits
of data, releases the SDA line, and monitors the line for an
acknowledge. Once it receives this acknowledge, the
CAT5171 will continue to transmit data. If no acknowledge
is sent by the Master, the device terminates data transmission
and waits for a STOP condition.
Write Operation
In the Write mode, the Master device sends the START
condition and the slave address information to the Slave
device. After the Slave generates an acknowledge, the
Master sends the instruction byte. After receiving another
acknowledge from the Slave, the Master device transmits
the data to be written into the wiper register. The CAT5171
acknowledges once more and the Master generates the
STOP condition.
Figure 15. Bus Timing Diagram
tHIGH
SCL
SDA IN
SDA OUT
tLOW
tF
tLOW
tR
tBUF
tSU:STO
tSU:DAT
tHD:DAT
tHD:STA
tSU:STA
tAA
tDH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B6B-MY-F4 | CONVERTER MOD DC/DC 95V 50W |
| VE-B6B-MY-F2 | CONVERTER MOD DC/DC 95V 50W |
| X93256WV14IZ-2.7 | IC XDCP DUAL 32TAP 12.5K 14TSSOP |
| VI-25R-MW | CONVERTER MOD DC/DC 7.5V 100W |
| VE-B6B-MY-F1 | CONVERTER MOD DC/DC 95V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT5171TBI-50GT3 | 功能描述:數(shù)字電位計 IC Linear Single 256 Taps Non Buffer RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| CAT5172TBI-00GT3 | 功能描述:數(shù)字電位計 IC Linear Single 256 Taps Non Buffer RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| CAT5172TBI-50GT3 | 功能描述:數(shù)字電位計 IC Linear Single 256 Taps Non Buffer RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| CAT5200 | 制造商:Datak Corporation 功能描述:Connector Accessories Jack Snap-in Icon Straight Yellow |
| CAT5200B | 制造商:Datak Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。