- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄169495 > CAT24WC05RI-1.8TE13REV-A 512 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | CAT24WC05RI-1.8TE13REV-A |
| 元件分類： | PROM |
| 英文描述： | 512 X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| 封裝： | MO-187AA, MSOP-8 |
| 文件頁(yè)數(shù)： | 11/14頁(yè) |
| 文件大?。?/td> | 216K |
| 代理商： | CAT24WC05RI-1.8TE13REV-A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
CAT24WC03/05
6
Doc. No. 1005, Rev. G
2005 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
The CAT24WC03/05 responds with an acknowledge
after receiving a START condition and its slave address.
If the device has been selected along with a write
operation, it responds with an acknowledge after receiving
each 8-bit byte.
When the CAT24WC03/05 is in a READ mode it transmits
8 bits of data, releases the SDA line, and monitors the
line for an acknowledge. Once it receives this
acknowledge, the CAT24WC03/05 will continue to
transmit data. If no acknowledge is sent by the Master,
the device terminates data transmission and waits for a
STOP condition.
WRITE OPERATIONS
Byte Write
In the Byte Write mode, the Master device sends the
START condition and the slave address information
(with the R/
W bit set to zero) to the Slave device. After
the Slave generates an acknowledge, the Master sends
the byte address that is to be written into the address
pointer of the CAT24WC03/05. After receiving another
acknowledge from the Slave, the Master device transmits
the data byte to be written into the addressed memory
location. The CAT24WC03/05 acknowledge once more
and the Master generates the STOP condition, at which
time the device begins its internal programming cycle to
nonvolatile memory. While this internal cycle is in
progress, the device will not respond to any request from
the Master device.
Page Write
The CAT24WC03/05 writes up to 16 bytes of data in a
single write cycle, using the Page Write operation. The
Page Write operation is initiated in the same manner as
the Byte Write operation; however, instead of terminating
after the initial word is transmitted, the Master is allowed
to send up to 15 additional bytes. After each byte has
been transmitted, the CAT24WC03/05 will respond with
an acknowledge and internally increment the low order
address bits by one. The high order bits remain
unchanged.
If the Master transmits more than 16 bytes prior to
sending the STOP condition, the address counter ‘wraps
around’, and previously transmitted data will be
overwritten.
Once all 16 bytes are received and the STOP condition
has been sent by the Master, the internal programming
cycle begins. At this point all received data is written to
the CAT24WC03/05 in a single write cycle.
Acknowledge Polling
The disabling of the inputs can be used to take advantage
of the typical write cycle time. Once the stop condition
is issued to indicate the end of the host’s write operation,
the CAT24WC03/05 initiates the internal write cycle.
ACK polling can be initiated immediately. This involves
issuing the start condition followed by the slave address
for a write operation. If the CAT24WC03/05 is still busy
with the write operation, no ACK will be returned. If the
CAT24WC03/05 has completed the write operation, an
ACK will be returned and the host can then proceed with
the next read or write operation.
Figure 7. Page Write Timing
BYTE
ADDRESS
SLAVE
ADDRESS
S
DATA
S
T
O
P
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
Figure 6. Byte Write Timing
BUS ACTIVITY:
MASTER
SDA LINE
DATA n+P
BYTE
ADDRESS (n)
A
C
K
A
C
K
DATA n
A
C
K
S
T
O
P
S
A
C
K
DATA n+1
A
C
K
S
T
A
R
T
P
SLAVE
ADDRESS
NOTE: IN THIS EXAMPLE n = XXXX 0000(B); X = 1 or 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT24WC128XI-TE13 | 16K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| CAT24WC257J-3TE13REVA | 32K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| CAT24WC33XI-1.8 | 4K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| CAT24WC65K-TE13 | 8K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| CAT24WC64PE-1.8REVD | 8K X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT24WC05U | 功能描述:電可擦除可編程只讀存儲(chǔ)器 (512x8) 4k 2.5-6.0 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT24WC05U-1.8 | 功能描述:電可擦除可編程只讀存儲(chǔ)器 (512x8) 4k 1.8-6.0 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT24WC05UA | 功能描述:電可擦除可編程只讀存儲(chǔ)器 (512x8) 4k 2.5-6.0 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT24WC05UI | 功能描述:電可擦除可編程只讀存儲(chǔ)器 (512x8) 4k 2.5-6.0 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT24WC05UI-1.8 | 功能描述:電可擦除可編程只讀存儲(chǔ)器 (512x8) 4k 1.8-6.0 RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。