- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295214 > CAT24C128WE-T3 16K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | CAT24C128WE-T3 |
| 元件分類： | PROM |
| 英文描述： | 16K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| 封裝： | 0.150 INCH, ROHS COMPLIANT, MS-012, SOIC-8 |
| 文件頁數(shù)： | 13/18頁 |
| 文件大?。?/td> | 460K |
| 代理商： | CAT24C128WE-T3 |
CAT24C128
4
Doc. No. MD-1103, Rev. J
Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
POWER-ON RESET (POR)
The CAT24C128 incorporates Power-On Reset
(POR) circuitry which protects the device against
powering up in the wrong state.
The CAT24C128 will power up into Standby mode
after VCC exceeds the POR trigger level and will power
down into Reset mode when Vdrops below the POR
trigger level. This bi-directional POR feature protects
the device against ‘brown-out’ failure following a
temporary loss of power.
PIN DESCRIPTION
SCL: The Serial Clock input pin accepts the Serial Clock
generated by the Master.
SDA: The Serial Data I/O pin receives input data and
transmits data stored in EEPROM. In transmit mode, this
pin is open drain. Data is acquired on the positive edge,
and is delivered on the negative edge of SCL.
A0, A1 and A2: The Address pins accept the device
address. When not driven, these pins are pulled LOW
internally.
WP: The Write Protect input pin inhibits all write opera-
tions, when pulled HIGH. When not driven, this pin is
pulled LOW internally.
FUNCTIONAL DESCRIPTION
The CAT24C128 supports the Inter-Integrated Circuit
(I2C) Bus data transmission protocol, which denes a
device that sends data to the bus as a transmitter and a
device receiving data as a receiver. Data ow is controlled
by a Master device, which generates the serial clock
and all START and STOP conditions. The CAT24C128
acts as a Slave device. Master and Slave alternate as
either transmitter or receiver. Up to 8 devices may be
connected to the bus as determined by the device ad-
dress inputs A0, A1, and A2.
I2C BUS PROTOCOL
The I2C bus consists of two ‘wires’, SCL and SDA. The
two wires are connected to the VCC supply via pull-up
resistors. Master and Slave devices connect to the 2-
wire bus via their respective SCL and SDA pins. The
transmitting device pulls down the SDA line to ‘transmit’
a ‘0’ and releases it to ‘transmit’ a ‘1’.
Data transfer may be initiated only when the bus is not
busy (see A.C. Characteristics).
During data transfer, the SDA line must remain stable
while the SCL line is HIGH. An SDA transition while
SCL is HIGH will be interpreted as a START or STOP
condition (Figure 1). The START condition precedes all
commands. It consists of a HIGH to LOW transition on
SDA while SCL is HIGH. The START acts as a ‘wake-up’
call to all receivers. Absent a START, a Slave will not
respond to commands. The STOP condition completes
all commands. It consists of a LOW to HIGH transition
on SDA while SCL is HIGH.
Device Addressing
The Master initiates data transfer by creating a START
condition on the bus. The Master then broadcasts an
8-bit serial Slave address. The rst 4 bits of the Slave
address are set to 1010, for normal Read/Write opera-
tions (Figure 2). The next 3 bits, A2, A1 and A0, select
one of 8 possible Slave devices and must match the
state of the external address pins. The last bit, R/W,
species whether a Read (1) or Write (0) operation is
to be performed.
Acknowledge
After processing the Slave address, the Slave responds
with an acknowledge (ACK) by pulling down the SDA
line during the 9th clock cycle (Figure 3). The Slave will
also acknowledge all address bytes and every data byte
presented in Write mode. In Read mode the Slave shifts
out a data byte, and then releases the SDA line during
the 9th clock cycle. As long as the Master acknowl-
edges the data, the Slave will continue transmitting. The
Master terminates the session by not acknowledging
the last data byte (NoACK) and by issuing a STOP
condition. Bus timing is illustrated in Figure 4.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT24C64ZE-T3 | 8K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| CAT24WC164UE-REV-F | 2K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| CAT24WC164YE-1.8REV-F | 2K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| CAT24WC164RA-1.8REV-F | 2K X 8 I2C/2-WIRE SERIAL EEPROM, PDSO8 |
| CAT24WC164LA-REV-F | 2K X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT24C128WGE | 制造商:Rochester Electronics LLC 功能描述: 制造商:Catalyst Semiconductor 功能描述: |
| CAT24C128WGI | 制造商:Rochester Electronics LLC 功能描述: 制造商:Catalyst Semiconductor 功能描述: |
| CAT24C128WI-G | 功能描述:電可擦除可編程只讀存儲器 (16384x8) 128K RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT24C128WI-GT3 | 功能描述:電可擦除可編程只讀存儲器 128K-Bit I2C Serial CMOS 電可擦除可編程只讀存儲器 RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| CAT24C128WI-GT3 | 制造商:ON Semiconductor 功能描述:IC EEPROM 128KBIT SERIAL 400KHZ SOIC-8 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。