- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295214 > CAT130041SWI-GT3 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | CAT130041SWI-GT3 |
| 元件分類： | 電源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| 封裝： | 0.150 INCH, ROHS COMPLIANT, MS-012, SOIC-8 |
| 文件頁數(shù)： | 13/14頁 |
| 文件大小： | 310K |
| 代理商： | CAT130041SWI-GT3 |
CAT130xx
Doc. No. 1121 Rev. A
8
2007 Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
Erase/Write Enable and Disable
The CAT130xx powers up in the write disable state.
Any writing after power-up or after an EWDS (write
disable) instruction must first be preceded by the
EWEN (write enable) instruction. Once the write
instruction is enabled, it will remain enabled until power
to the device is removed, or the EWDS instruction is
sent. The EWDS instruction can be used to disable all
CAT130xx write and erase instructions, and will prevent
any accidental writing or clearing of the device. Data
can be read normally from the device regardless of the
write enable/disable status. The EWEN and EWDS
instructions timing is shown in Figure 5.
Write
After receiving a WRITE command (Figure 6), address
and the data, the CS (Chip Select) pin must be
deselected for a minimum of tCSMIN. The falling edge of
CS will start the self clocking for auto-clear and data
store cycles on the memory location specified in the
instruction. The clocking of the SK pin is not
necessary after the device has entered the self
clocking mode. The ready/busy status of the
CAT130xx can be determined by selecting the device
and polling the DO pin. Since this device features
Auto-Clear before write, it is NOT necessary to erase
a memory location before it is written into.
Figure 5. EWEN/EWDS Instruction Timing
Figure 6. Write Instruction Timing
CS
DI
STANDBY
10
0
*
* ENABLE=11
DISABLE=00
SK
CS
DI
DO
tCSMIN
STANDBY
HIGH-Z
10
1
AN AN-1
A0
DN
D0
BUSY
READY
STATUS
VERIFY
tSV
tHZ
tEW
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT150089RWI-GT3 | 8K X 1 SPI BUS SERIAL EEPROM, PDSO8 |
| CAT150169RWI-GT3 | 16K X 1 SPI BUS SERIAL EEPROM, PDSO8 |
| CAT1641UI-45TE13 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| CAT1641JI-25 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| CAT1641RD2I-42TE13 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, DSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT1320LI25 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 32K EEPROM - Rail/Tube |
| CAT1320LI-25-G | 功能描述:監(jiān)控電路 CPU w/32K RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| CAT1320LI28 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 32K EEPROM - Rail/Tube |
| CAT1320LI-28-G | 功能描述:監(jiān)控電路 CPU w/32K RoHS:否 制造商:STMicroelectronics 監(jiān)測電壓數(shù): 監(jiān)測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| CAT1320LI30 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 32K EEPROM - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。