- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366663 > CAT1024ZD4I-30 Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset PDF資料下載
參數(shù)資料
| 型號(hào)： | CAT1024ZD4I-30 |
| 英文描述： | Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| 中文描述： | 監(jiān)控電路，帶有I2C串行的2K位CMOS EEPROM和手動(dòng)復(fù)位 |
| 文件頁(yè)數(shù)： | 5/20頁(yè) |
| 文件大?。?/td> | 267K |
| 代理商： | CAT1024ZD4I-30 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
CAT1024, CAT1025
2007 Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
5
Doc. No. 3008 Rev. N
CAPACITANCE
T
A
= 25oC, f = 1.0MHz, V
CC
= 5V
Symbol
Test
C
OUT
Output Capacitance
C
IN
Input Capacitance
AC CHARACTERISTICS
V
CC
= 2.7V to 5.5V and over the recommended temperature conditions, unless otherwise specified.
Memory Read & Write Cycle
(2)
Test Conditions
V
OUT
= 0V
V
IN
= 0V
Max
8
6
Units
pF
pF
(1)
(1)
Symbol
f
SCL
t
SP
t
LOW
t
HIGH
t
R
t
F
t
HD; STA
t
SU; STA
t
HD; DAT
t
SU; DAT
t
SU; STO
t
AA
t
DH
t
BUF
t
WC
Parameter
Clock Frequency
Input Filter Spike Suppression (SDA, SCL)
Clock Low Period
Clock High Period
SDA and SCL Rise Time
SDA and SCL Fall Time
Start Condition Hold Time
Start Condition Setup Time (for a Repeated Start)
Data Input Hold Time
Data Input Setup Time
Stop Condition Setup Time
SCL Low to Data Out Valid
Data Out Hold Time
Time the Bus must be Free Before a New Transmission Can Start
Write Cycle Time (Byte or Page)
Min
1.3
0.6
0.6
0.6
0
100
0.6
50
1.3
Max
400
100
300
300
900
5
Units
kHz
ns
μs
μs
ns
ns
μs
μs
ns
ns
μs
ns
ns
μs
ms
(1)
(1)
(1)
(3)
Notes:
(1) This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
(2) Test Conditions according to “AC Test Conditions” table.
(3) The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the
write cycle, the bus interface circuits are disabled, SDA is allowed to remain high and the device does not respond to its slave address.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT1024ZD4I-30-GT2 | Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024ZD4I-30-GT3 | Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024ZD4I-30T2 | Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024ZD4I-30T3 | Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024ZD4I-42 | Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT1024ZD4I-30-GT2 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024ZD4I-30-GT3 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024ZD4I-30T2 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024ZD4I-30-T2 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
| CAT1024ZD4I-30T3 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。