- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄237313 > CAT1022ZD4I-28-T2 1-CHANNEL POWER SUPPLY SUPPORT CKT, DSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | CAT1022ZD4I-28-T2 |
| 元件分類： | 電源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, DSO8 |
| 封裝： | 3 X 3 MM, 0.80 MM HEIGHT, ROHS COMPLIANT, MO-229, TDFN-8 |
| 文件頁(yè)數(shù)： | 2/21頁(yè) |
| 文件大?。?/td> | 239K |
| 代理商： | CAT1022ZD4I-28-T2 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)
CAT1021, CAT1022, CAT1023
Doc. No. MD-3009 Rev. M
10
Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
ACKNOWLEDGE
After a successful data transfer, each receiving
device is required to generate an acknowledge. The
acknowledging device pulls down the SDA line
during the ninth clock cycle, signaling that it received
the 8 bits of data.
All devices respond with an acknowledge after
receiving a START condition and its slave address.
If the device has been selected along with a write
operation, it responds with an acknowledge after
receiving each 8-bit byte.
When a device begins a READ mode it transmits 8
bits of data, releases the SDA line and monitors the
line for an acknowledge. Once it receives this
acknowledge, the device will continue to transmit
data. If no acknowledge is sent by the Master, the
device terminates data transmission and waits for a
STOP condition.
WRITE OPERATIONS
Byte Write
In the Byte Write mode, the Master device sends the
START condition and the slave address information
(with the R/W
bit set to zero) to the Slave device. After
the Slave generates an acknowledge, the Master sends
a 8-bit address that is to be written into the address
pointers of the device. After receiving another acknow-
ledge from the Slave, the Master device transmits the
data to be written into the addressed memory location.
The device acknowledges once more and the Master
generates the STOP condition. At this time, the device
begins an internal programming cycle to non-volatile
memory. While the cycle is in progress, the device will
not respond to any request from the Master device.
Figure 5. Start/Stop Timing
Figure 6. Acknowledge Timing
Figure 7: Slave Address Bits
START BIT
SDA
STOP BIT
SCL
ACKNOWLEDGE
1
START
SCL FROM
MASTER
89
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
1
01
0
R/W
Default Configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS1001-7EPD9TB1 | 1-OUTPUT DC-DC REG PWR SUPPLY MODULE |
| CS1001-7PD5TB1 | 1-OUTPUT DC-DC REG PWR SUPPLY MODULE |
| CS1001-7PD9T | 1-OUTPUT DC-DC REG PWR SUPPLY MODULE |
| CS1001-7RD9B1 | 1-OUTPUT DC-DC REG PWR SUPPLY MODULE |
| CS1001-7RD9T | 1-OUTPUT DC-DC REG PWR SUPPLY MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT1022ZD4I-28T3 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 2K EEPROM - Tape and Reel |
| CAT1022ZD4I-28-T3 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1022ZD4I-28TE13 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1022ZD4I-30-GT2 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1022ZD4I-30-GT3 | 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。