參數(shù)資料
型號(hào): CAT1022ZD4I-28-T2
元件分類: 電源管理
英文描述: 1-CHANNEL POWER SUPPLY SUPPORT CKT, DSO8
封裝: 3 X 3 MM, 0.80 MM HEIGHT, ROHS COMPLIANT, MO-229, TDFN-8
文件頁(yè)數(shù): 18/21頁(yè)
文件大?。?/td> 239K
代理商: CAT1022ZD4I-28-T2
CAT1021, CAT1022, CAT1023
Doc. No. MD-3009 Rev. M
6
Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
RESET CIRCUIT AC CHARACTERISTICS
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
tPURST
Power-Up Reset Timeout
Note 2
130
200
270
ms
tRDP
VTH to RESET output Delay
Note 3
5
s
tGLITCH
VCC Glitch Reject Pulse Width
Note 4, 5
30
ns
MR Glitch
Manual Reset Glitch Immunity
Note 1
100
ns
tMRW
MR Pulse Width
Note 1
5
s
tMRD
MR Input to RESET Output Delay
Note 1
1
s
tWD
Watchdog Timeout
Note 1
1.0
1.6
2.1
sec
POWER-UP TIMING
(5), (6)
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
tPUR
Power-Up to Read Operation
270
ms
tPUW
Power-Up to Write Operation
270
ms
AC TEST CONDITIONS
Parameter
Test Conditions
Input Pulse Voltages
0.2VCC to 0.8VCC
Input Rise and Fall times
10ns
Input Reference Voltages
0.3VCC , 0.7VCC
Output Reference Voltages
0.5VCC
Output Load
Current Source: IOL = 3mA; CL = 100pF
RELIABILITY CHARACTERISTICS
Symbol
Parameter
Reference Test Method
Min
Max
Units
NEND
(5)
Endurance
MIL-STD-883, Test Method 1033
1,000,000
Cycles/Byte
TDR
(5)
Data Retention
MIL-STD-883, Test Method 1008
100
Years
VZAP
(5)
ESD Susceptibility
MIL-STD-883, Test Method 3015
2000
Volts
ILTH
(5)(7)
Latch-Up
JEDEC Standard 17
100
mA
Notes:
(1) Test Conditions according to “AC Test Conditions” table.
(2) Power-up, Input Reference Voltage VCC = VTH, Reset Output Reference Voltage and Load according to “AC Test Conditions” Table
(3) Power-Down, Input Reference Voltage VCC = VTH, Reset Output Reference Voltage and Load according to “AC Test Conditions” Table
(4) VCC Glitch Reference Voltage = VTHmin; Based on characterization data
(5) This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
(6) tPUR and tPUW are the delays required from the time VCC is stable until the specified memory operation can be initiated.
(7) Latch-up protection is provided for stresses up to 100mA on input and output pins from -1V to VCC + 1V.
相關(guān)PDF資料
PDF描述
CS1001-7EPD9TB1 1-OUTPUT DC-DC REG PWR SUPPLY MODULE
CS1001-7PD5TB1 1-OUTPUT DC-DC REG PWR SUPPLY MODULE
CS1001-7PD9T 1-OUTPUT DC-DC REG PWR SUPPLY MODULE
CS1001-7RD9B1 1-OUTPUT DC-DC REG PWR SUPPLY MODULE
CS1001-7RD9T 1-OUTPUT DC-DC REG PWR SUPPLY MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CAT1022ZD4I-28T3 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 2K EEPROM - Tape and Reel
CAT1022ZD4I-28-T3 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer
CAT1022ZD4I-28TE13 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer
CAT1022ZD4I-30-GT2 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer
CAT1022ZD4I-30-GT3 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer