- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8545 > CA3338MZ96 (Intersil)IC CONV D/A 8BIT 50MHZ 16-SOIC PDF資料下載
參數(shù)資料
| 型號： | CA3338MZ96 |
| 廠商： | Intersil |
| 文件頁數(shù)： | 6/10頁 |
| 文件大小： | 0K |
| 描述： | IC CONV D/A 8BIT 50MHZ 16-SOIC |
| 標準包裝： | 1,000 |
| 設(shè)置時間： | 20ns |
| 位數(shù)： | 8 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 1 電壓，單極；1 電壓，雙極 |
| 采樣率（每秒）： | 50M |
5
CA3338, CA3338A
Digital Signal Path
The digital inputs (LE, COMP, and D0 - D7) are of TTL
compatible HCT High Speed CMOS design: the loading is
essentially capacitive and the logic threshold is typically
1.5V.
The 8 data bits, D0 (weighted 20) through D7 (weighted 27),
are applied to Exclusive OR gates (see Functional Diagram).
The COMP (data complement) control provides the second
input to the gates: if COMP is high, the data bits will be
inverted as they pass through.
The input data and the LE (latch enable) signals are next
applied to a level shifter. The inputs, operating between the
levels of VDD and VSS, are shifted to operate between VDD
and VEE. VEE optionally at ground or at a negative voltage,
will be discussed under bipolar operation. All further logic
elements except the output drivers operate from the VDD
and VEE supplies.
The upper 3 bits of data, D5 through D7, are input to a 3-to-7
line bar graph encoder. The encoder outputs and D0 through
D4 are applied to a feedthrough latch, which is controlled by
LE (latch enable).
Latch Operation
Data is fed from input to output while LE is low: LE should be
tied low for non-clocked operation.
Non-clocked operation or changing data while LE is low is
not recommended for applications requiring low output
“glitch” energy: there is no guarantee of the simultaneous
changing of input data or the equal propagation delay of all
bits through the converter. Several parameters are given if
the converter is to be used in either of these modes: tD2
gives the delay from the input changing to the output
changing (10%), while tSU2 and tH give the set up and hold
times (referred to LE rising edge) needed to latch data. See
Figures 1 and 2.
Clocked operation is needed for low “glitch” energy use. Data
must meet the given tSU1 set up time to the LE falling edge,
and the tH hold time from the LE rising edge. The delay to
the output changing, tD1, is now referred to the LE falling
edge.
There is no need for a square wave LE clock; LE must only
meet the minimum tW pulse width for successful latch
operation. Generally, output timing (desired accuracy of
settling) sets the upper limit of usable clock frequency.
Output Structure
The latches feed data to a row of high current CMOS drivers,
which in turn feed a modified R2R ladder network.
The “N” channel (pull down) transistor of each driver plus the
bottom “2R” resistor are returned to VREF- this is the (-) full-
scale reference. The “P” channel (pull up) transistor of each
driver is returned to VREF+, the (+) full-scale reference.
In unipolar operation, VREF- would typically be returned to
analog ground, but may be raised above ground (see
specifications). There is substantial code dependent current
that flows from VREF+ to VREF- (see VREF+ input current in
specifications), so VREF- should have a low impedance path
to ground.
Pin Descriptions
PIN
NAME
DESCRIPTION
1
D7
Most Significant Bit
2
D6
Input
3D5
Data
4D4
Bits
5
D3
(High = True)
6D2
7D1
8VSS
Digital Ground
9D
0
Least Significant Bit. Input Data Bit
10
VEE
Analog Ground
11
VREF- Reference Voltage Negative Input
12
VOUT
Analog Output
13
VREF+ Reference Voltage Positive Input
14
COMP
Data Complement Control input. Active High
15
LE
Latch Enable Input. Active Low
16
V
DD
Digital Power Supply, +5V
INPUT DATA
LATCH
tSU1
tSU2
tW
tH
ENABLE
LATCHED
DATA
FEEDTHROUGH
FIGURE 1. DATA TO LATCH ENABLE TIMING
tD1
tD2
tr
tS
1/
2 LSB
1/
2 LSB
90%
10%
INPUT
LATCH
ENABLE
OUTPUT
VOLTAGE
DATA
FIGURE 2. DATA AND LATCH ENABLE TO OUTPUT TIMING
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LT6552IDD#TR | IC OPAMP VID DIFF SGL 3.3V 8-DFN |
| ISL5629INZ | IC DAC DUAL 8BIT 3.3V 48-LQFP |
| LT1252CS8#TRPBF | IC AMP VIDEO LOW COST SNGL 8SOIC |
| VE-B3V-MU-F1 | CONVERTER MOD DC/DC 5.8V 200W |
| VI-J4F-MW-S | CONVERTER MOD DC/DC 72V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CA3350-000 | 制造商:TE Connectivity 功能描述:Hook-up Wire 制造商:TE Connectivity 功能描述:FLHTC0311-26-6CS3125 - Bulk |
| CA3355-000 | 制造商:TE Connectivity 功能描述:HMM-699318-2.5-8A |
| CA3362-000 | 制造商:TE Connectivity 功能描述:VPB-1-0-SP-CS7733 |
| CA3364-000 | 制造商:TE Connectivity 功能描述:MTCTQ-YH1-P22 - Bulk |
| CA337-158M050BE | 功能描述:鋁質(zhì)電解電容器 - 帶引線 1500UF 50V RoHS:否 制造商:Kemet 引線類型: 電容:220 uF 容差:20 % 電壓額定值:25 V 工作溫度范圍: 端接類型:Radial 外殼直徑:8 mm 外殼長度:11 mm 引線間隔:5 mm 產(chǎn)品:General Purpose Electrolytic Capacitors 封裝:Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。