- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378428 > C161RI (SIEMENS AG) 16-Bit CMOS Single-Chip Microcontroller PDF資料下載
參數(shù)資料
| 型號： | C161RI |
| 廠商： | SIEMENS AG |
| 英文描述： | 16-Bit CMOS Single-Chip Microcontroller |
| 中文描述： | 16位CMOS單芯片微控制器 |
| 文件頁數(shù)： | 19/60頁 |
| 文件大?。?/td> | 614K |
| 代理商： | C161RI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Semiconductor Group
19
1998-05-01
C161RI
General Purpose Timer (GPT) Unit
The GPT unit represents a very flexible multifunctional timer/counter structure which may be used
for many different time related tasks such as event timing and counting, pulse width and duty cycle
measurements, pulse generation, or pulse multiplication.
The GPT unit incorporates five 16-bit timers which are organized in two separate modules, GPT1
and GPT2. Each timer in each module may operate independently in a number of different modes,
or may be concatenated with another timer of the same module.
Each of the three timers T2, T3, T4 of
module GPT1
can be configured individually for one of four
basic modes of operation, which are Timer, Gated Timer, Counter, and Incremental Interface Mode.
In Timer Mode, the input clock for a timer is derived from the CPU clock, divided by a programmable
prescaler, while Counter Mode allows a timer to be clocked in reference to external events.
Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of
a timer is controlled by the ‘gate’ level on an external input pin. For these purposes, each timer has
one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the
timers in module GPT1 is 500 ns (@ 16 MHz CPU clock).
The count direction (up/down) for each timer is programmable by software or may additionally be
altered dynamically by an external signal on a port pin (TxEUD) to facilitate e.g. position tracking.
In Incremental Interface Mode the GPT1 timers (T2, T3, T4) can be directly connected to the
incremental position sensor signals A and B via their respective inputs TxIN and TxEUD. Direction
and count signals are internally derived from these two input signals, so the contents of the
respective timer Tx corresponds to the sensor position. The third position sensor signal TOP0 can
be connected to an interrupt input.
Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer over-flow/
underflow. The state of this latch may be output on a port pin (T3OUT) e.g. for time out monitoring
of external hardware components, or may be used internally to clock timers T2 and T4 for
measuring long time periods with high resolution.
In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture
registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The
contents of timer T3 are captured into T2 or T4 in response to a signal at their associated input pins
(TxIN). Timer T3 is reloaded with the contents of T2 or T4 triggered either by an external signal or
by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to
alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM
signal, this signal can be constantly generated without software intervention.
With its maximum resolution of 250 ns (@ 16 MHz), the
GPT2 module
provides precise event
control and time measurement. It includes two timers (T5, T6) and a capture/reload register
(CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via
a programmable prescaler. The count direction (up/down) for each timer is programmable by
software. Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6,
which changes its state on each timer overflow/underflow.
The state of this latch may be used to clock timer T5. The overflows/underflows of timer T6 can
additionally be used to cause a reload from the CAPREL register. The CAPREL register may
capture the contents of timer T5 based on an external signal transition on the corresponding port pin
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C161SI-32F | 16-bit microcontrollers(16位微控制器) |
| C161CI-32F | 16-bit microcontrollers(16位微控制器) |
| C167CS-32F | 16-bit microcontrollers(16位微控制器) |
| C161S | 16-Bit Single-Chip Microcontroller |
| C161U | Embedded C166 with USB, USART and SSC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C161RI_1 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit CMOS Single-Chip Microcontroller |
| C161S | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller |
| C161SL25MAABXUMA1 | 制造商:Infineon Technologies AG 功能描述:MCU 16-BIT C166 CISC/RISC ROMLESS 5V 80-PIN MQFP 制造商:Infineon Technologies AG 功能描述:16 BIT ROM/ROMLESS - Tape and Reel 制造商:Infineon Technologies AG 功能描述:IC MCU 16BIT ROMLESS 80MQFP |
| C161SL25MAAFXUMA1 | 制造商:Infineon Technologies AG 功能描述:MCU 16-BIT C166 CISC/RISC ROMLESS 5V 80-PIN MQFP 制造商:Infineon Technologies AG 功能描述:16 BIT ROM/ROMLESS - Tape and Reel 制造商:Infineon Technologies AG 功能描述:IC MCU 16BIT ROM/LESS MQFP-80-7 |
| C161SLM3VAABXUMA1 | 制造商:Infineon Technologies AG 功能描述:MCU 16-BIT C166 CISC/RISC ROMLESS 3.3V 80-PIN MQFP 制造商:Infineon Technologies AG 功能描述:16 BIT ROM/ROMLESS - Tape and Reel 制造商:Infineon Technologies AG 功能描述:IC MCU 16BIT ROMLESS 80MQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復。