- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223478 > BX80551PG3000FN (INTEL CORP) 32-BIT, 3000 MHz, MICROPROCESSOR, PBGA775 PDF資料下載
參數(shù)資料
| 型號： | BX80551PG3000FN |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 3000 MHz, MICROPROCESSOR, PBGA775 |
| 封裝： | FLIP CHIP, LGA-775 |
| 文件頁數(shù)： | 71/106頁 |
| 文件大?。?/td> | 2713K |
| 代理商： | BX80551PG3000FN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁當(dāng)前第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
Datasheet
67
Land Listing and Signal Descriptions
BINIT#
Input/
Output
BINIT# (Bus Initialization) may be observed and driven by all processor FSB
agents and if used, must connect the appropriate pins/lands of all such agents.
If the BINIT# driver is enabled during power-on configuration, BINIT# is
asserted to signal any bus condition that prevents reliable future operation.
If BINIT# observation is enabled during power-on configuration, and BINIT# is
sampled asserted, symmetric agents reset their bus LOCK# activity and bus
request arbitration state machines. The bus agents do not reset their IOQ and
transaction tracking state machines upon observation of BINIT# activation.
Once the BINIT# assertion has been observed, the bus agents will re-arbitrate
for the FSB and attempt completion of their bus queue and IOQ entries.
If BINIT# observation is disabled during power-on configuration, a central agent
may handle an assertion of BINIT# as appropriate to the error handling
architecture of the system.
BNR#
Input/
Output
BNR# (Block Next Request) is used to assert a bus stall by any bus agent
unable to accept new bus transactions. During a bus stall, the current bus
owner cannot issue any new transactions.
BOOTSELECT
Input
This input is required to determine whether the processor is installed in a
platform that supports the Pentium D processor. The processor will not operate
if this signal is low. This input has a weak internal pull-up to VCC.
BPM[5:0]#
Input/
Output
BPM[5:0]# (Breakpoint Monitor) are breakpoint and performance monitor
signals. They are outputs from the processor that indicate the status of
breakpoints and programmable counters used for monitoring processor
performance. BPM[5:0]# should connect the appropriate pins/lands of all
processor FSB agents.
BPM4# provides PRDY# (Probe Ready) functionality for the TAP port. PRDY#
is a processor output used by debug tools to determine processor debug
readiness.
BPM5# provides PREQ# (Probe Request) functionality for the TAP port.
PREQ# is used by debug tools to request debug operation of the processor.
These signals do not have on-die termination. Refer to Section 2.4 for
termination requirements.
BPRI#
Input
BPRI# (Bus Priority Request) is used to arbitrate for ownership of the processor
FSB. It must connect the appropriate pins/lands of all processor FSB agents.
Observing BPRI# active (as asserted by the priority agent) causes all other
agents to stop issuing new requests, unless such requests are part of an
ongoing locked operation. The priority agent keeps BPRI# asserted until all of
its requests are completed, then releases the bus by de-asserting BPRI#.
BR0#
Input/
Output
BR0# drives the BREQ0# signal in the system and is used by the processor to
request the bus. During power-on configuration this signal is sampled to
determine the agent ID = 0.
This signal does not have on-die termination and must be terminated.
BSEL[2:0]
Output
The BCLK[1:0] frequency select signals BSEL[2:0] are used to select the
processor input clock frequency. Table 2-18 defines the possible combinations
of the signals and the frequency associated with each combination. The
required frequency is determined by the processor, chipset and clock
synthesizer. All agents must operate at the same frequency. For more
information about these signals, including termination recommendations refer to
COMP[1:0]
Analog
COMP[1:0] must be terminated to VSS on the system board using precision
resistors.
COMP[3:2]
Analog
COMP[3:2] must be terminated to VSS on the system board using precision
resistors.
Table 4-3. Signal Description (Sheet 2 of 8)
Name
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BX805565130P | 64-BIT, MICROPROCESSOR, BGA771 |
| BX805573060 | 64-BIT, 2400 MHz, MICROPROCESSOR, CBGA775 |
| BX80562X3210SLACU | 64-BIT, 266 MHz, MICROPROCESSOR, PBGA775 |
| BX80616I5660SLBLV | 64-BIT, 133 MHz, MICROPROCESSOR, PBGA1156 |
| BXA10-48D15-S | DC to DC Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BX80552352 S L96P | 制造商:Intel 功能描述:MPU Celeron 制造商:Intel 功能描述:MPU Celeron? D Processor 352 65nm 3.2GHz 775-Pin FCLGA4 |
| BX80552360 S L9KK | 制造商:Intel 功能描述:MPU CELERON 65NM 3.46GHZ 775PIN FCLGA4 - Boxed Product (Development Kits) |
| BX80552631 | 制造商:Intel 功能描述:Pentium4 Processor 630 3.0GHz with fan |
| BX80552631 S L9KG | 制造商:Intel 功能描述: |
| BX80552641T2 | 制造商:Intel 功能描述:P4 641 3.2GHZ LP-BTX 2MB - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。