"#$%&$%
SBOS330C DECEMBER 2005 REVISED OCTOBER 2006
www.ti.com
9
ACQUIRE OF OTP MEMORY
A general acquire command will update all registers and
DAC outputs to the values stored in OTP memory.
A single channel acquire command will update only the
register and DAC output of the DAC corresponding to the
DAC address used in the command.
General Acquire Command
1.
Send a START condition on the bus.
2.
Send the device address and read/write bit = LOW.
The BUF20820 will acknowledge this byte.
3.
Send a DAC address byte. Bits D7D5 must be set
to 100. Bits D4D0 are any valid DAC address.
Only addresses 00000 to 10100 are valid and will
be acknowledged. Table 3 shows the valid
addresses.
4.
Send a STOP condition on the bus.
Following this command, all DAC registers and DAC
outputs will change to the OTP memory values.
Table 3. DAC Addresses
DAC
DAC_1
DAC_2
DAC_3
DAC_4
DAC_5
DAC_6
DAC_7
DAC_8
DAC_9
DAC_10
DAC_11
DAC_12
DAC_13
DAC_14
DAC_15
DAC_16
DAC_17
DAC_18
V
COM OUT1
V
COM OUT2
Write Disable Bit
ADDRESS
0 0000
0 0001
0 0010
0 0011
0 0100
0 0101
0 0110
0 0111
0 1000
0 1001
0 1010
0 1011
0 1100
0 1101
0 1110
0 1111
1 0000
1 0001
1 0010
1 0011
1 0100
Single Channel Acquire Command
1.
Send a START condition on the bus.
2.
Send the device address and read/write bit = LOW.
The BUF20820 will acknowledge this byte.
3.
Send a DAC address byte using the DAC address
corresponding to the DAC output and register to
update with the OTP memory value. Bits D7D5 must
be set to 010. Bits D4D0 are the DAC address. Only
DAC addresses 00000 to 10100 are valid and will be
acknowledged. Table 3 shows the valid addresses.
4.
Send a STOP condition on the bus.
See Figure 9 for the timing diagrams for the acquire
commands.
READ/WRITE OPERATIONS
Single or multiple read and write operations can be done
in a single communication transaction. Writing to a DAC
register differs from writing to the OTP memory. Bits
D15D14 of the most significant byte of data will determine
if data will be written to the DAC register or the OTP
memory. See Figure 10 through Figure 12 for the timing
diagrams and timing requirements for the read/write
commands.
Read/Write: DAC register
The BUF20820 is able to read from a single DAC, or
multiple DACs, or write to the register of a single DAC, or
multiple DACs in a single communication transaction.
DAC addresses begin with 00000, which corresponds to
DAC_1, through 10011, which corresponds to V
COM OUT2
.
Write commands are performed by setting the read/write
bit LOW. Setting the read/write bit HIGH will perform a read
transaction.
Writing:
To write to a single DAC register:
1.
Send a START condition on the bus.
2.
Send the device address and read/write bit = LOW.
The BUF20820 will acknowledge this byte.
3.
Send a DAC or write disable bit address byte. Bits
D7D5 must be set to 0. Bits D4D0 are the DAC
address. Only addresses 00000 to 10100 are valid
and will be acknowledged. Table 3 shows valid
addresses.
4.
Send two bytes of data for the specified DAC register.
Begin by sending the most significant byte first (bits
D15D8, of which only bits D9 and D8 are used, and
bits D15D14 must not be 01), followed by the least
significant byte (bits D7D0). For address 10100, only
D0 has meaning. This bit is the write disable bit. The
register is updated after receiving the second byte.
5.
Send a STOP condition on the bus.
The BUF20820 will acknowledge each data byte. If the
master terminates communication early by sending a
STOP or START condition on the bus, the specified
register will not be updated. Updating the DAC register is
not the same as updating the DAC output voltage. See the
Output Latch
section.
The process of updating multiple DAC registers begins the
same as when updating a single register. However,
instead of sending a STOP condition after writing the