參數(shù)資料
型號(hào)： BUF16820AIDAPR
英文描述： 14-Channel GAMMA VOLTAGE GENERATOR with Programmable VCOM Outputs and OTP Memory
中文描述： 14通道伽瑪電壓發(fā)生器具有可編程威科姆輸出和OTP存儲(chǔ)器
文件頁數(shù)： 5/30頁
文件大?。?/td> 681K
代理商： BUF16820AIDAPR
"#$%&'(
SBOS356A FEBRUARY 2006 REVISED OCTOBER 2006
www.ti.com
5
APPLICATIONS INFORMATION
The BUF16820 programmable voltage reference allows
fast and easy adjustment of 14 programmable reference
outputs and two channels for V
COM
adjustment, each with
10-bit resolution. It allows very simple, time-efficient
adjustment of the gamma reference and V
COM
voltages.
The BUF16820 is programmed through a high-speed,
standard, two-wire interface. The BUF16820 features a
double-register structure for each DAC channel to simplify
the implementation of dynamic gamma control. This
structure allows pre-loading of register data and rapid
updating of all channels simultaneously.
Buffers 19 are able to swing to within 200mV of the
positive supply rail, and to within 0.6V of the negative
supply rail. Buffers 1014 are able to swing to within 0.8V
of the positive supply rail and to within 200mV of the
negative supply rail.
The BUF16820 can be powered using an analog supply
voltage from 8.5V to 18V, and a digital supply from 2V to
5.5V. The digital supply must be applied prior to, or
simultaneously with, the analog supply to avoid excessive
current and power consumption; damage to the device
may occur if it is left connected only to the analog supply
for extended periods of time. Figure 7 shows the power
supply timing requirements.
V
SD
GND
D
V
S
GND
Digital Supply:
Analog Supply:
t
1
: 0s minimum delay between Digital Supply and Analog Supply.
t
1
Figure 7. Power Supply Timing Requirements
Figure 8 shows the BUF16820 in a typical configuration.
In this configuration, the BUF16820 device address is 74h.
The output of each digital-to-analog converter (DAC) is
immediately updated as soon as data are received in the
corresponding register (LD = 0). For maximum dynamic
range, set V
REFH
= V
S
0.2V, and V
REFL
= GND + 0.2V.
TWO-WIRE BUS OVERVIEW
The BUF16820 communicates through an industry-
standard, two-wire interface to receive data in slave mode.
This standard uses a two-wire, open-drain interface that
supports multiple devices on a single bus. Bus lines are
driven to a logic low level only. The device that initiates the
communication is called a
master
, and the devices
controlled by the master are
slaves
.The master generates
the serial clock on the clock signal line (SCL), controls the
bus access, and generates the START and STOP
conditions.
To address a specific device, the master initiates a START
condition by pulling the data signal line (SDA) from a HIGH
to a LOW logic level while SCL is HIGH. All slaves on the
bus shift in the slave address byte, with the last bit
indicating whether a read or write operation is intended.
During the 9th clock pulse, the slave being addressed
responds to the master by generating an acknowledge and
pulling SDA LOW.
Data transfer is then initiated and eight bits of data are sent
followed by an acknowledge bit. During data transfer, SDA
must remain stable while SCL is HIGH. Any change in
SDA while SCL is HIGH will be interpreted as a START or
STOP condition.
Once all data has been transferred, the master generates
a STOP condition indicated by pulling SDA from LOW to
HIGH while SCL is HIGH.
The BUF16820 can act only as a slave device; therefore,
it never drives SCL. The SCL pin is only an input for the
BUF16820. Table 1 and Table 2 summarize the address
and command codes, respectively, for the BUF16820.
Table 1. Quick-Reference Table of Addresses
DEVICE/COMPONENT
BUF16820 Address:
A0 pin is LOW
(device will acknowledge on address 74h)
A0 pin is HIGH
(device will acknowledge on address 75h)
ADDRESS
1110100
1110101
Table 2. Command Codes Quick-Reference
COMMAND
CODE
Address byte of 00h followed by a data byte
of 06h.
00001
xxx
, with SCL
≤
400kHz; where
xxx
are bits unique to the Hs-capable master.
This byte is called the Hs master code.
General Call Reset
High-Speed Mode
ADDRESSING THE BUF16820
The address of the BUF16820 is 111010
x
, where
x
is the
state of the A0 pin. When the A0 pin is LOW, the device will
acknowledge on address 74h (1110100). If the A0 pin is
HIGH, the device will acknowledge on address 75h
(1110101).
Other valid addresses are possible through a simple mask
change. Contact your TI representative for information.
相關(guān)PDF資料
PDF描述
BUF16820AIDAPRG4 14-Channel GAMMA VOLTAGE GENERATOR with Programmable VCOM Outputs and OTP Memory
BUF20800 18-Channel GAMMA VOLTAGE GENERATOR with Two Programmable VCOM Channels
BUF20800AIDCPR 18-Channel GAMMA VOLTAGE GENERATOR with Two Programmable VCOM Channels
BUF20820 18-Channel GAMMA VOLTAGE GENERATOR with Two Programmable VCOM Channels
BUF20820AIDCPR 18-Channel GAMMA VOLTAGE GENERATOR with Two Programmable VCOM Channels
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BUF16820AIDAPRG4 功能描述:LCD Gamma緩沖器 14-Ch Vltg Generator w/2 Prog VCOM Out RoHS:否 制造商:Maxim Integrated 輸入補(bǔ)償電壓: 轉(zhuǎn)換速度: 電源電壓-最大:20 V 電源電壓-最小:9 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-38 封裝:Tube
BUF16821 制造商:TI 制造商全稱:Texas Instruments 功能描述:Programmable Gamma-Voltage Generator and VCOM Calibrator with Integrated Two-Bank Memory
BUF16821_1 制造商:TI 制造商全稱:Texas Instruments 功能描述:Programmable Gamma-Voltage Generator and VCOM Calibrator with Integrated Two-Bank Memory
BUF16821A 制造商:TI 制造商全稱:Texas Instruments 功能描述:Programmable Gamma-Voltage Generator and VCOM Calibrator with Integrated Two-Bank Memory
BUF16821AIPWPR 功能描述:LCD Gamma緩沖器 Progammable Gamma Vltg Gen & Vcom Cal RoHS:否 制造商:Maxim Integrated 輸入補(bǔ)償電壓: 轉(zhuǎn)換速度: 電源電壓-最大:20 V 電源電壓-最小:9 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-38 封裝:Tube
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*