- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369468 > BH16501ADL (NXP SEMICONDUCTORS) 18-bit universal bus transceiver 3-State PDF資料下載
參數(shù)資料
| 型號： | BH16501ADL |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 18-bit universal bus transceiver 3-State |
| 中文描述： | ABT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| 文件頁數(shù)： | 9/13頁 |
| 文件大?。?/td> | 88K |
| 代理商： | BH16501ADL |
Philips Semiconductors
Product specification
74ABT16501A
74ABTH16501A
18-bit universal bus transceiver (3-State)
1998 Feb 27
9
AC CHARACTERISTICS
GND = 0V, t
R
= t
F
= 2.5ns, C
L
= 50pF, R
L
= 500
LIMITS
SYMBOL
PARAMETER
WAVEFORM
T
amb
= +25
o
C
V
CC
= +5.0V
TYP
T
amb
= –40 to +85
o
C
V
CC
= +5.0V
±
0.5V
MIN
UNIT
MIN
MAX
MAX
f
max
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Maximum clock frequency
1
150
225
150
MHz
Propagation delay
An to Bn or Bn to An
2
1.0
1.0
2.2
1.8
3.0
2.5
1.0
1.0
3.5
3.0
ns
Propagation delay
LEAB to Bn or LEBA to An
3
1.5
1.4
3.2
2.9
4.3
3.8
1.5
1.4
5.0
4.2
ns
Propagation delay
CPAB to Bn or CPBA to An
1
1.6
1.4
3.5
2.9
4.5
3.8
1.6
1.4
5.0
4.2
ns
Output enable time
to HIGH and LOW level
5
6
1.1
1.0
3.0
2.4
4.0
3.4
1.1
1.0
4.7
3.9
ns
Output disable time
from HIGH and LOW level
5
6
1.3
1.0
3.3
2.4
4.3
3.4
1.3
1.0
5.3
3.9
ns
AC SETUP REQUIREMENTS
GND = 0V, t
R
= t
F
= 2.5ns, C
L
= 50pF, R
L
= 500
LIMITS
SYMBOL
PARAMETER
WAVEFORM
T
amb
= +25
o
C
V
CC
= +5.0V
MIN
T
amb
= –40 to +85
o
C
V
CC
= +5.0V
±
0.5V
MIN
UNIT
TYP
t
s
(H)
t
s
(L)
t
h
(H)
t
h
(L)
t
s
(H)
t
s
(L)
t
h
(H)
t
h
(L)
Setup time, HIGH or LOW
An to CPAB or Bn to CPBA
4
2.0
2.0
0.5
0.5
2.0
2.0
ns
Hold time, HIGH or LOW
An to CPAB or Bn to CPBA
4
0.7
0.7
–0.5
–0.5
0.7
0.7
ns
Setup time, HIGH or LOW
An to LEAB or Bn to LEBA
4
2.0
2.0
0.5
0.4
2.0
2.0
ns
Hold time HIGH or LOW
An to LEAB or Bn to LEBA
4
0.7
0.7
–0.4
–0.5
0.7
0.7
ns
t
w
Pulse width, HIGH or LOW
CPAB or CPBA
1
3
1.9
3
ns
t
w
(H)
Pulse width, HIGH
LEAB or LEBA
3
3
1.2
3
ns
AC WAVEFORMS
V
M
= 1.5V, V
IN
= GND to 3.0V
t
PHL
t
PLH
V
M
V
M
V
M
V
M
t
W
(L)
1/f
MAX
CPBA or
CPAB
An or Bn
t
W
(H)
SA00131
Waveform 1. Propagation Delay, Clock Input to Output, Clock
Pulse Width, and Maximum Clock Frequency
V
OL
t
PLH
V
OH
An or Bn
An or Bn
V
M
V
M
t
PHL
V
M
V
M
SA00132
Waveform 2. Propagation Delay, Transparent Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BH16646DL | 16-bit bus transceiver/register 3-State |
| BH16646DGG | 16-bit bus transceiver/register 3-State |
| BH16652DGG | 16-bit transceiver/register, non-inverting 3-State |
| BH16652DL | 16-bit transceiver/register, non-inverting 3-State |
| BH16821ADGG | 20-bit bus-interface D-type flip-flop; positive-edge trigger 3-State |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BH16541DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit buffer/line driver 3-State |
| BH16541DL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit buffer/line driver 3-State |
| BH16543DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit latched transceivers with dual enable 3-State |
| BH16543DL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit latched transceivers with dual enable 3-State |
| BH16646DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit bus transceiver/register 3-State |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。