- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369468 > BH16500CDL (NXP SEMICONDUCTORS) ECONOLINE: RM & RL - Single Output Rail- Industry Standard Pinout- 1kVDC & 2kVDC Isolation- High Efficiency for Low Power Applications- UL94V-0 Package Material- Toroidal Magnetics- Fully Encapsulated- Efficiency to 80% PDF資料下載
參數(shù)資料
| 型號： | BH16500CDL |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | ECONOLINE: RM & RL - Single Output Rail- Industry Standard Pinout- 1kVDC & 2kVDC Isolation- High Efficiency for Low Power Applications- UL94V-0 Package Material- Toroidal Magnetics- Fully Encapsulated- Efficiency to 80% |
| 中文描述： | ABT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56 |
| 封裝： | 7.50 MM, PLASTIC, SOT-371-1, SSOP3-56 |
| 文件頁數(shù)： | 9/12頁 |
| 文件大?。?/td> | 88K |
| 代理商： | BH16500CDL |
Philips Semiconductors
Product specification
74ABT16500C
74ABTH16500C
18-bit universal bus transceiver (3-State)
1998 Feb 27
9
AC WAVEFORMS (Continued)
V
M
= 1.5V, V
IN
= GND to 3.0V
t
PLH
t
PHL
t
W
(H)
V
M
V
M
V
M
V
M
V
M
LEAB or
LEBA
An or Bn
V
OH
V
OL
SA00133
Waveform 3. Propagation Delay, Enable to Output, and Enable
Pulse Width
ééé
ééé
ééé
ééééé
ééééé
ééééé
ééé
ééé
ééé
V
M
V
M
V
M
V
M
V
M
V
M
An
or
Bn
CPAB or CPBA,
LEAB or LEBA
S
h
SA00323
Note: The shaded areas indicate when the input is permitted
to change for predictable output performance.
Waveform 4. Data Setup and Hold Times
OEBA
OEAB
An or Bn
V
M
V
M
V
M
t
PZH
t
PHZ
V
OH
V
OH
–0.3V
SA00135
Waveform 5. 3-State Output Enable Time to High Level
and Output Disable Time from High Level
V
OL
OEBA
OEAB
V
M
V
M
t
PZL
t
PLZ
V
M
An or Bn
V
OL
+0.3V
SA00136
Waveform 6. 3-State Output Enable Time to Low Level
and Output Disable Time from Low Level
TEST CIRCUIT AND WAVEFORMS
PULSE
GENERATOR
R
T
V
IN
D.U.T.
V
OUT
R
L
V
CC
R
L
7.0V
Test Circuit for 3-State Outputs
V
M
V
M
t
W
AMP (V)
NEGATIVE
PULSE
10%
10%
90%
90%
0V
V
M
V
M
t
W
AMP (V)
POSITIVE
PULSE
90%
90%
10%
10%
0V
t
THL
(t
F
)
t
TLH
(t
R
)
t
THL
(t
F
)
t
TLH
(t
R
)
V
M
= 1.5V
Input Pulse Definition
DEFINITIONS
R
L
=
Load resistor; see AC CHARACTERISTICS for value.
C
L
=
Load capacitance includes jig and probe capacitance;
see AC CHARACTERISTICS for value.
R
T
=
Termination resistance should be equal to Z
OUT
of
pulse generators.
INPUT PULSE REQUIREMENTS
FAMILY
Amplitude
Rep. Rate
t
W
t
R
t
F
74ABT/H16
3.0V
1MHz
500ns
2.5ns
2.5ns
SWITCH POSITION
TEST
SWITCH
t
PLZ
t
PZL
All other
closed
closed
open
SA00018
C
L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BH16501ADGG | 18-bit universal bus transceiver 3-State |
| BH16501ADL | 18-bit universal bus transceiver 3-State |
| BH16646DL | 16-bit bus transceiver/register 3-State |
| BH16646DGG | 16-bit bus transceiver/register 3-State |
| BH16652DGG | 16-bit transceiver/register, non-inverting 3-State |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BH16501ADGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit universal bus transceiver 3-State |
| BH16501ADL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit universal bus transceiver 3-State |
| BH16541DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit buffer/line driver 3-State |
| BH16541DL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit buffer/line driver 3-State |
| BH16543DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit latched transceivers with dual enable 3-State |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。