參數資料
| 型號： | ATMEGA16A-AUR |
| 廠商： | Atmel |
| 文件頁數： | 55/88頁 |
| 文件大?。?/td> | 0K |
| 描述： | MCU AVR 16KB FLASH 16MHZ 44TQFP |
| 產品培訓模塊： | megaAVR Introduction |
| 標準包裝： | 2,000 |
| 系列： | AVR® ATmega |
| 核心處理器： | AVR |
| 芯體尺寸： | 8-位 |
| 速度： | 16MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設備： | 欠壓檢測/復位，POR，PWM，WDT |
| 輸入/輸出數： | 32 |
| 程序存儲器容量： | 16KB（8K x 16） |
| 程序存儲器類型： | 閃存 |
| EEPROM 大?。?/td> | 512 x 8 |
| RAM 容量： | 1K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 數據轉換器： | A/D 8x10b |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-TQFP |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | ATMEGA16A-AUR-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
2000 Microchip Technology Inc.
Preliminary
DS40197B-page 19
PIC16HV540
5.0
I/O PORTS
As with any other register, the I/O registers can be writ-
ten and read under program control. However, read
instructions (e.g., MOVF PORTB,W) always read the I/O
pins independent of the pin’s input/output modes. On
RESET, all I/O ports are defined as input (inputs are at
hi-impedance) since the I/O control registers (TRISA,
TRISB) are all set.
5.1
PORTA
PORTA is a 4-bit I/O register. Only the low order 4 bits
are used (RA3:RA0). Bits 7-4 are unimplemented and
read as '0's. The inputs will tolerate input voltages as
high as VIO and outputs will swing from VSS to VIO. The
internal voltage regulator VIO powers PORTA I/O pads.
The internal regulator output, VIO, is switchable
between 3Vdc and 5Vdc, via the (RL) bit in the
OPTION2 register.
5.2
PORTB
PORTB is an 8-bit I/O register (PORTB<7:0>). All 8
PORTB I/Os are high voltage I/O. The inputs will toler-
ate input voltages as high as VDD and outputs will swing
from VSS to VDD. In addition, 5 of the PORTB pins can
be configured for the wake-up on change feature. Pins
RB0, RB1, RB2 and RB3 latch the state of the pin at the
onset of sleep mode. (No “dummy” read of the PORTB
pins is required prior to executing the SLEEP instruc-
tion.) A level change on the input resets the device,
implementing wake-up on pin change. The PCWUF bit
in the status register is cleared to indicate that a pin
change caused the reset. This feature can be enabled/
disabled in the OPTION2 register.
PORTB pin RB7 also exhibits this wake-up on pin high
feature but is specially adapted for a slow-rising input
signal. This special feature prevents excessive power
consumption when desiring long sleep periods without
using the watchdog timer and prescaler. PCWUF bit in
the status register is cleared to indicate that a pin
change caused the reset. This feature can be enabled/
disabled in the OPTION2 register.
Only pins configured as inputs can cause this wake-up
on pin change to occur.
To prevent false wake-up on pin change events on pins
RB<0:3>, the pin state must be driven to a logic 1 or
logic 0 and not left floating during the “SLEEP” state.
For pin RB7, the pin state must be driven to logic 0 and
allowed to ramp to a logic 1 for correct operation.
5.3
TRIS Registers
The output driver control registers are loaded with the
contents of the W register by executing the TRIS f
instruction. A '1' from a TRIS register bit puts the corre-
sponding output driver in a hi-impedance mode. A '0'
puts the contents of the output data latch on the
selected pins, enabling the output buffer.
The TRIS registers are “write-only” and are set (output
drivers disabled) upon RESET.
5.4
I/O Interfacing
The equivalent circuit for the PORTA and PORTB I/O
pins are shown in Figure 5-1 through Figure 5-4. All
ports may be used for both input and output operation.
For input operations, these ports are non-latching. Any
input must be present until read by an input instruction
(e.g., MOVF PORTB, W). The outputs are latched and
remain unchanged until the output latch is rewritten. To
use a port pin as output, the corresponding direction
control bit (in TRISA, TRISB) must be cleared (= 0). For
use as an input, the corresponding TRIS bit must be
set. Any I/O pin can be programmed individually as
input or output.
Note:
A read of the ports reads the pins, not the
output data latches. That is, if an output
driver on a pin is enabled and driven high,
but the external system is holding it low, a
read of the port will indicate that the pin is
low.
相關PDF資料 |
PDF描述 |
|---|---|
| ATMEGA16L-8PJ | IC MCU AVR 16K 5V 8MHZ 40-DIP |
| ATMEGA16U2-MUR | MCU AVR 16KB FLASH 16MHZ 32VQFN |
| ATMEGA324PA-MCHR | MCU AVR 32KB FLASH 20 MHZ 44QFN |
| ATMEGA3250PV-10AUR | MCU AVR 32K FLASH 10MHZ 100TQFP |
| ATMEGA3250V-8AI | IC AVR MCU 32K 8MHZ 100TQFP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ATMEGA16A-MU | 功能描述:8位微控制器 -MCU 16KB In-system Flash 2.7V - 5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| ATMEGA16A-MUR | 功能描述:8位微控制器 -MCU AVR 16KB FLASH 512B EE 1KB SRAM-16MHZ RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| ATMEGA16A-PU | 功能描述:8位微控制器 -MCU 16KB In-system Flash 2.7V - 5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| ATMEGA16HVA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 8K/16K Bytes In-System Programmable Flash |
| ATMEGA16HVA-4CKU | 功能描述:8位微控制器 -MCU 16KB Flash Memory 1.8V - 9.0V Supply RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。