- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1904 > ATF1508BE-5AX100 (Atmel)IC CPLD 128MC 1.8V ISP 100TQFP PDF資料下載
參數(shù)資料
| 型號： | ATF1508BE-5AX100 |
| 廠商： | Atmel |
| 文件頁數(shù)： | 29/30頁 |
| 文件大小： | 0K |
| 描述： | IC CPLD 128MC 1.8V ISP 100TQFP |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | ATF15xx |
| 可編程類型： | 系統(tǒng)內(nèi)可編程（最少 10,000 次編程/擦除循環(huán)） |
| 最大延遲時間 tpd(1)： | 7.0ns |
| 電壓電源 - 內(nèi)部： | 1.7 V ~ 1.9 V |
| 宏單元數(shù)： | 128 |
| 輸入/輸出數(shù)： | 80 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP |
| 供應(yīng)商設(shè)備封裝： | 100-TQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁
8
3663A–PLD–1/08
ATF1508BE
1.6
Global Bus/Switch Matrix
The global bus contains all input and I/O pin signals as well as the buried feedback signal from
all 128 macrocells. The switch matrix in each logic block receives as its inputs all signals from
the global bus. Under software control, up to 40 of these signals can be selected as inputs to the
logic block.
1.7
Foldback Bus
Each macrocell also generates a foldback product term. This signal goes to the regional bus and
is available to all 16 macrocells within the logic block. The foldback is an inverse polarity of one
of the macrocell’s product terms. The 16 foldback terms in each logic block allow generation of
high fan-in sum terms or other complex logic functions with little additional delay.
2.
Input and I/O Pins
2.1
Programmable Pin-keeper Option for Inputs and I/Os
The ATF1508BE offers the option of individually programming each of its input or I/O pin so that
pin-keeper circuit can be utilized. When any pin is driven high or low and then subsequently left
floating, it will stay at that previous high or low level. This circuitry prevents undriven input and
I/O lines from floating to intermediate voltage levels, which causes unnecessary power con-
sumption and system noise. The keeper circuits eliminate the need for external pull-up resistors
and eliminate their DC power consumption.
Figure 2-1 shows the pin-keeper circuit for an Input Pin and Figure 2-2 shows the same for an
I/O pin. The pin-keeper circuit is a weak feedback latch and has an effective resistance that is
approximately 50 k
.
Figure 2-1.
Input with Programmable Pin-keeper
50K
VCCINT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATF1508RE-5AX100 | IC CPLD 128MC 3.3V ISP 100TQFP |
| ATF1508RE-7AU100 | IC CPLD EE 128MC 5NS 100-TQFP |
| ATF16LV8C-10SI | IC PLD EE 8CELL 3V LP 20-SOIC |
| ATF16V8BQL-15XC | IC PLD 15NS 20TSSOP |
| ATF16V8C-7XU | IC PLD 7NS 20TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATF1508BE-5CX132 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Highperformance CPLD |
| ATF1508BE-7AU100 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 128MV CPLD, 1.8V 100-pin RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ATF1508BE-7CU132 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Highperformance CPLD |
| ATF1508JC68-10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Flash Complex PLD |
| ATF1508JC68-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Flash Complex PLD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。