參數(shù)資料
型號: AT6005A-4AI
廠商: Atmel
文件頁數(shù): 12/28頁
文件大小: 0K
描述: IC FPGA 15K GATE 4NS 144TQFP
標(biāo)準(zhǔn)包裝: 90
系列: AT6000(LV)
邏輯元件/單元數(shù): 3136
輸入/輸出數(shù): 108
門數(shù): 15000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 144-TQFP
供應(yīng)商設(shè)備封裝: 144-TQFP(20x20)
其它名稱: AT6005A4AI
AT6000(LV) Series
2
Devices range in size from 4,000 to 30,000 usable gates,
and 1024 to 6400 registers. Pin locations are consistent
throughout the AT6000 Series for easy design migration.
High-I/O versions are available for the lower gate count
devices.
AT6000 Series FPGAs utilize a reliable 0.6 m single-poly,
double-metal CMOS process and are 100% factory-tested.
Atmel's PC- and workstation-based Integrated Develop-
ment System is used to create AT6000 Series designs.
Multiple design entry methods are supported.
The Atmel architecture was developed to provide the high-
est levels of performance, functional density and design
flexibility in an FPGA. The cells in the Atmel array are
small, very efficient and contain the most important and
most commonly used logic and wiring functions. The cell’s
small size leads to arrays with large numbers of cells,
greatly multiplying the functionality in each cell. A simple,
high-speed busing network provides fast, efficient commu-
nication over medium and long distances.
The Symmetrical Array
At the heart of the Atmel architecture is a symmetrical array
of identical cells (Figure 1). The array is continuous and
completely uninterrupted from one edge to the other,
except fo r bus re pe at ers spaced every eight cells
(Figure 2).
In addition to logic and storage, cells can also be used as
wires to connect functions together over short distances
and are useful for routing in tight spaces.
The Busing Network
There are two kinds of buses: local and express (see
Figures 2 and 3).
Local buses are the link between the array of cells and the
busing network. There are two local buses – North-South 1
and 2 (NS1 and NS2) – for every column of cells, and two
local buses – East-West 1 and 2 (EW1 and EW2) – for
every row of cells. In a sector (an 8 x 8 array of cells
enclosed by repeaters) each local bus is connected to
every cell in its column or row, thus providing every cell in
the array with read/write access to two North-South and
two East-West buses.
Figure 1. Symmetrical Array Surrounded by I/O
相關(guān)PDF資料
PDF描述
AT6005A-4AC IC FPGA 15K GATE 4NS 144TQFP
AT6005A-2AI IC FPGA 2NS 144TQFP
AT6005A-2AC IC FPGA 15K GATE 2NS 144TQFP
AT6005-4QI IC FPGA 15K GATE 4NS 132BQFP
AT6005-4QC IC FPGA 15K GATE 4NS 132BQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT6005A-4QC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays
AT6005A-4QI 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays
AT6005ALV-4AC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays
AT6005ALV-4QC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays
AT6005LV-4AC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays