參數(shù)資料
型號: AT27LV256A-70JI
廠商: ATMEL CORP
元件分類: DRAM
英文描述: High Speed CMOS Logic 14-Stage Binary Counter with Oscillator 16-SOIC -55 to 125
中文描述: 32K X 8 OTPROM, 70 ns, PQCC32
封裝: PLASTIC, MS-016AE, LCC-32
文件頁數(shù): 8/9頁
文件大小: 221K
代理商: AT27LV256A-70JI
AC Programming Characteristics
T
A
= 25
±
5°C, V
CC
= 6.5
±
0.25V, V
PP
= 13.0
±
0.25V
Sym-
bol
Parameter
Test
Conditions*
(1)
Limits
Min
Units
Max
t
AS
t
OES
t
DS
t
AH
t
DH
Address Setup Time
2
μ
s
OE Setup Time
2
μ
s
Data Setup Time
2
μ
s
Address Hold Time
0
μ
s
Data Hold Time
OE High to
Output Float Delay
(2)
V
PP
Setup Time
2
μ
s
t
DFP
0
130
ns
t
VPS
t
VCS
t
PW
t
OE
2
μ
s
V
CC
Setup Time
CE Program Pulse Width
(3)
Data Valid from OE
(2)
V
PP
Pulse Rise Time
During Programming
2
μ
s
95
105
μ
s
150
ns
t
PRT
50
ns
*AC Conditions of Test:
Input Rise and Fall Times (10% to 90%)...........20 ns
Input Pulse Levels................................0.45V to 2.4V
Input Timing Reference Level...............0.8V to 2.0V
Output Timing Reference Level............0.8V to 2.0V
Notes: 1. V
CC
must be applied simultaneously or before V
PP
and removed simultaneously or after V
PP
.
2. This parameter is only sampled and is not 100%
tested. Output Float is defined as the point where
data is no longer driven —see timing diagram.
3. Program Pulse width tolerance is 100
μ
sec
±
5%.
Atmel’s 27LV256A Integrated
Product Identification Code
(1)
Codes
Pins
Hex
Data
A0
O7 O6 O5 O4 O3 O2 O1 O0
Manufacturer
Device Type
Note:
0
1
0
1
0
0
0
0
1
0
1
1
1
1
1
0
0
0
1E
8C
1. The AT27LV256A has the same Product Identification
Code as the AT27C256R. Both are programming
compatible.
Rapid
Programming Algorithm
A 100
μ
s CE pulse width is used to program. The address
is set to the first location. V
CC
is raised to 6.5V and V
PP
is
raised to 13.0V. Each address is first programmed with
one 100
μ
s CE pulse without verification. Then a verifica-
tion / reprogramming loop is executed for each address.
In the event a byte fails to pass verification, up to 10 suc-
cessive 100
μ
s pulses are applied with a verification after
each pulse. If the byte fails to verify after 10 pulses have
been applied, the part is considered failed. After the byte
verifies properly, the next address is selected until all have
been checked. V
PP
is then lowered to 5.0V and V
CC
to
5.0V. All bytes are read again and compared with the
original data to determine if the device passes or fails.
3-82
AT27LV256A
相關PDF資料
PDF描述
AT27LV256A-70RC High Speed CMOS Logic 14-Stage Binary Counter with Oscillator 16-TSSOP -55 to 125
AT27LV256A-70RI High Speed CMOS Logic 14-Stage Binary Counter with Oscillator 16-TSSOP -55 to 125
AT27LV256A-70TC High Speed CMOS Logic 14-Stage Binary Counter with Oscillator 16-TSSOP -55 to 125
AT27LV256A-70TI High Speed CMOS Logic 14-Stage Binary Counter with Oscillator 16-TSSOP -55 to 125
AT27LV256A-90JC High Speed CMOS Logic 14-Stage Binary Counter with Oscillator 16-TSSOP -55 to 125
相關代理商/技術參數(shù)
參數(shù)描述
AT27LV256A-70JU 制造商:Atmel Corporation 功能描述:
AT27LV256A-70RC 功能描述:IC OTP 256KBIT 70NS 28SOIC RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:1M (64K x 16) 速度:150ns 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應商設備封裝:48-TSOP 包裝:托盤
AT27LV256A-70TC 功能描述:IC OTP 256KBIT 70NS 28TSOP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:32 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:1M (128K x 8) 速度:120ns 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:32-LCC(J 形引線) 供應商設備封裝:32-PLCC 包裝:管件 其它名稱:AT49BV00112JC
AT27LV256A-70TI 功能描述:IC OTP 256KBIT 70NS 28TSOP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:32 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:1M (128K x 8) 速度:120ns 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:32-LCC(J 形引線) 供應商設備封裝:32-PLCC 包裝:管件 其它名稱:AT49BV00112JC
AT27LV256A-90JC 功能描述:IC OTP 256KBIT 90NS 32PLCC RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:32 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:1M (128K x 8) 速度:120ns 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:32-LCC(J 形引線) 供應商設備封裝:32-PLCC 包裝:管件 其它名稱:AT49BV00112JC