- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381419 > AT25F1024A (Atmel Corp.) High Speed CMOS Logic Hex Buffers/Line Drivers with Inverting 3-State Outputs 16-PDIP -55 to 125 PDF資料下載
參數(shù)資料
| 型號(hào)： | AT25F1024A |
| 廠商： | Atmel Corp. |
| 英文描述： | High Speed CMOS Logic Hex Buffers/Line Drivers with Inverting 3-State Outputs 16-PDIP -55 to 125 |
| 中文描述： | SPI串行存儲(chǔ)器 |
| 文件頁數(shù)： | 9/18頁 |
| 文件大?。?/td> | 299K |
| 代理商： | AT25F1024A |
9
3346C–SEEPR–7/04
The WRSR instruction also allows the user to enable or disable the Write Protect (WP)
pin through the use of the Write Protect Enable (WPEN) bit. Hardware write protection is
enabled when the WP pin is low and the WPEN bit is “1”. Hardware write protection is
disabled when either the WP pin is high or the WPEN bit is “0.” When the device is hard-
ware write protected, writes to the Status Register, including the Block Protect bits and
the WPEN bit, and the locked-out sectors in the memory array are disabled. Write is
only allowed to sectors of the memory which are not locked out. The WRSR instruction
is self-timed to automatically erase and program BP0, BP1, and WPEN bits. In order to
write the status register, the device must first be write enabled via the WREN instruction.
Then, the instruction and data for the three bits are entered. During the internal write
cycle, all instructions will be ignored except RDSR instructions. The AT25F1024A will
automatically return to write disable state at the completion of the WRSR cycle.
Note:
When the WPEN bit is hardware write protected, it cannot be changed back to “0”, as
long as the WP pin is held low.
READ* (READ):
Reading the AT25F1024A via the SO (Serial Output) pin requires the
following sequence. After the CS line is pulled low to select a device, the READ instruc-
tion is transmitted via the SI line followed by the byte address to be read (Refer to Table
6). Upon completion, any data on the SI line will be ignored. The data (D7-D0) at the
specified address is then shifted out onto the SO line. If only one byte is to be read, the
CS line should be driven high after the data comes out. The READ instruction can be
continued since the byte address is automatically incremented and data will continue to
be shifted out. For the AT25F1024A, when the highest address is reached, the address
counter will roll over to the lowest address allowing the entire memory to be read in one
continuous READ instruction.
PROGRAM (PROGRAM):
In order to program the AT25F1024A, two separate instruc-
tions must be executed. First, the device must be write enabled via the WREN
instruction. Then the PROGRAM instruction can be executed. Also, the address of the
memory location(s) to be programmed must be outside the protected address field loca-
tion selected by the Block Write Protection Level. During an internal self-timed
programming cycle, all commands will be ignored except the RDSR instruction.
The PROGRAM instruction requires the following sequence. After the CS line is pulled
low to select the device, the PROGRAM instruction is transmitted via the SI line followed
by the byte address and the data (D7-D0) to be programmed (Refer to Table 6). Pro-
gramming will start after the CS pin is brought high. The low-to-high transition of the CS
pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data
bit.
The READY/BUSY status of the device can be determined by initiating a RDSR instruc-
tion. If Bit 0 = 1, the program cycle is still in progress. If Bit 0 = 0, the program cycle has
ended. Only the RDSR instruction is enabled during the program cycle.
Table 5.
WPEN Operation
WPEN
WP
WEN
ProtectedBlocks
UnprotectedBlocks
Status Register
0
X
0
Protected
Protected
Protected
0
X
1
Protected
Writable
Writable
1
Low
0
Protected
Protected
Protected
1
Low
1
Protected
Writable
Protected
X
High
0
Protected
Protected
Protected
X
High
1
Protected
Writable
Writable
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT25F1024 | High Speed CMOS Logic Hex Buffers/Line Drivers with Non-Inverting 3-State Outputs 16-SOIC -55 to 125 |
| AT25F512 | SPI Serial Memory |
| AT25F512N-10SI-2.7 | SPI Serial Memory |
| AT25F1024N-10SI-2.7 | High Speed CMOS Logic Hex Buffers/Line Drivers with Inverting 3-State Outputs 16-PDIP -55 to 125 |
| AT25F2048N-10SU-2.7 | 24 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT25F1024A_07 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:1Mbit High Speed SPI Serial Flash Memory 1M (131,072 x 8) |
| AT25F1024AN-10SU-2.7 | 功能描述:IC FLASH 1MBIT 33MHZ 8SOIC RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
| AT25F1024AY4-10YU-2.7 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:1Mbit High Speed SPI Serial Flash Memory 1M (131,072 x 8) |
| AT25F1024C1-10CC-2.7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM |
| AT25F1024C1-10CI-2.7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。