- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381419 > AT25F1024A (Atmel Corp.) High Speed CMOS Logic Hex Buffers/Line Drivers with Inverting 3-State Outputs 16-PDIP -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | AT25F1024A |
| 廠商： | Atmel Corp. |
| 英文描述： | High Speed CMOS Logic Hex Buffers/Line Drivers with Inverting 3-State Outputs 16-PDIP -55 to 125 |
| 中文描述： | SPI串行存儲器 |
| 文件頁數(shù)： | 5/18頁 |
| 文件大?。?/td> | 299K |
| 代理商： | AT25F1024A |
5
3346C–SEEPR–7/04
Serial Interface
Description
MASTER:
The device that generates the serial clock.
SLAVE:
Because the Serial Clock pin (SCK) is always an input, the AT25F1024A
always operates as a slave.
TRANSMITTER/RECEIVER:
The AT25F1024A has separate pins designated for data
transmission (SO) and reception (SI).
MSB:
The Most Significant Bit (MSB) is the first bit transmitted and received.
SERIAL OP-CODE:
After the device is selected with CS going low, the first byte will be
received. This byte contains the op-code that defines the operations to be performed.
INVALID OP-CODE:
If an invalid op-code is received, no data will be shifted into the
AT25F1024A, and the serial output pin (SO) will remain in a high impedance state until
the falling edge of CS is detected again. This will reinitialize the serial communication.
CHIP SELECT:
The AT25F1024A is selected when the CS pin is low. When the device
is not selected, data will not be accepted via the SI pin, and the serial output pin (SO)
will remain in a high impedance state.
HOLD:
The HOLD pin is used in conjunction with the CS pin to select the AT25F1024A.
When the device is selected and a serial sequence is underway, HOLD can be used to
pause the serial communication with the master device without resetting the serial
sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To
resume serial communication, the HOLD pin is brought high while the SCK pin is low
(SCK may still toggle during HOLD). Inputs to the SI pin will be ignored while the SO pin
is in the high impedance state.
WRITE PROTECT:
The AT25F1024A has a write lockout feature that can be activated
by asserting the write protect pin (WP). When the lockout feature is activated, locked-out
sectors will be READ only. The write protect pin will allow normal read/write operations
when held high. When the WP is brought low and WPEN bit is “1”, all write operations to
the status register are inhibited. WP going low while CS is still low will interrupt a write to
the status register. If the internal status register write cycle has already been initiated,
WP going low will have no effect on any write operation to the status register. The WP
pin function is blocked when the WPEN bit in the status register is “0”. This will allow the
user to install the AT25F1024A in a system with the WP pin tied to ground and still be
able to write to the status register. All WP pin functions are enabled when the WPEN bit
is set to “1”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT25F1024 | High Speed CMOS Logic Hex Buffers/Line Drivers with Non-Inverting 3-State Outputs 16-SOIC -55 to 125 |
| AT25F512 | SPI Serial Memory |
| AT25F512N-10SI-2.7 | SPI Serial Memory |
| AT25F1024N-10SI-2.7 | High Speed CMOS Logic Hex Buffers/Line Drivers with Inverting 3-State Outputs 16-PDIP -55 to 125 |
| AT25F2048N-10SU-2.7 | 24 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT25F1024A_07 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:1Mbit High Speed SPI Serial Flash Memory 1M (131,072 x 8) |
| AT25F1024AN-10SU-2.7 | 功能描述:IC FLASH 1MBIT 33MHZ 8SOIC RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
| AT25F1024AY4-10YU-2.7 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:1Mbit High Speed SPI Serial Flash Memory 1M (131,072 x 8) |
| AT25F1024C1-10CC-2.7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM |
| AT25F1024C1-10CI-2.7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復。