- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄381396 > AT17LV128 (Atmel Corp.) FPGA Configuration 128K EEPROM Memory(FPGA配置128K EEPROM存儲(chǔ)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | AT17LV128 |
| 廠商： | Atmel Corp. |
| 英文描述： | FPGA Configuration 128K EEPROM Memory(FPGA配置128K EEPROM存儲(chǔ)器) |
| 中文描述： | FPGA配置128K的EEPROM存儲(chǔ)器（FPGA的配置128K的EEPROM的存儲(chǔ)器） |
| 文件頁(yè)數(shù)： | 2/13頁(yè) |
| 文件大?。?/td> | 275K |
| 代理商： | AT17LV128 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
AT17C/LV65/128/256
2
Block Diagram
FPGA Master Serial Mode Summary
The I/O and logic functions of the FPGA and their associ-
ated interconnections are established by a configuration
program. The program is loaded either automatically upon
power-up, or on command, depending on the state of the
FPGA mode pins. In Master Mode, the FPGA automatically
loads the configuration program from an external memory.
The AT17 Serial Configuration EEPROM has been
designed for compatibility with the Master Serial Mode.
This document discusses the AT6000 FPGA interface. For
more details or AT40K FPGA applications, please refer-
ence “AT6000 Series Configuration” or “AT40K Series
Configuration” application notes.
Controlling the Low-density AT17
Series Serial EEPROMs During
Configuration
Most connections between the FPGA device and the AT17
Serial EEPROM are simple and self-explanatory.
The DATA output of the AT17 Series Configurator drives
DIN of the FPGA devices.
The master FPGA CCLK output drives the CLK input of
the AT17 Series Configurator.
The CEO output of any AT17C/LV128/256 drives the CE
input of the next AT17C/LV128/256 in a cascade chain of
EEPROMs. An AT17C/LV65 can only be used at the end
of a cascade chain or as a standalone device.
SER_EN must be connected to VCC (except
during ISP).
There are two different ways to use the inputs CE and OE.
Condition 1
The simplest connection is to have the FPGA CON pin
drive both CE and RESET/OE
(1)
in parallel (Figure 1). Due
to its simplicity, however, this method will fail if the FPGA
receives an external reset condition during the configura-
tion cycle. If a system reset is applied to the FPGA, it will
abort the original configuration and then reset itself for a
new configuration, as intended. Of course, the AT17 Series
Configurator does not see the external reset signal and will
not reset its internal address counters and, consequently,
will remain out of sync with the FPGA for the remainder of
the configuration cycle.
Note:
1. For this condition, the reset polarity of the EEPROM
must be set active High.
POWER ON
RESET
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT17C512A | FPGA Serial Configuration Memories |
| AT17C512A-10JC | FPGA Serial Configuration Memories |
| AT17C512A-10JI | FPGA Serial Configuration Memories |
| AT17C010A-10JC | FPGA Serial Configuration Memories |
| AT17C010A-10JI | FPGA Serial Configuration Memories |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT17LV128-10BJC | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV128-10BJI | 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV128-10CC | 功能描述:FPGA-配置存儲(chǔ)器 2M bit FPGA RoHS:否 制造商:Altera Corporation 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20 |
| AT17LV128-10CI | 功能描述:FPGA-配置存儲(chǔ)器 3.3V 10MHz RoHS:否 制造商:Altera Corporation 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20 |
| AT17LV128-10JC | 功能描述:FPGA-配置存儲(chǔ)器 CONFIG SERIAL EEPROM 128K 3.3V-10MHZ 10NS RoHS:否 制造商:Altera Corporation 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。